<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Verilator 学习笔记 | KuangjuX(狂且)</title><meta name="keywords" content="计算机体系结构,龙芯杯,FPGA"><meta name="author" content="KuangjuX"><meta name="copyright" content="KuangjuX"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><meta name="description" content="Verilator 学习笔记  Introduction Verilator 是一个 verilog&#x2F;systemverilog 的仿真器，但是它不能直接代替 vivado xsim 这些事件驱动的仿真器。Verilator 是一个基于周期的仿真器，这意味着它不会评估单个周期内的时间，也不会模拟精确的电路时序。相反，通常每个时钟周期评估一次电路状态，因此无法观察到任何时钟周期内毛刺，并且不支持定">
<!-- hexo-inject:begin --><!-- hexo-inject:end --><meta property="og:type" content="article">
<meta property="og:title" content="Verilator 学习笔记">
<meta property="og:url" content="http://blog.kuangjux.top/2022/02/20/verilator-learning/">
<meta property="og:site_name" content="KuangjuX(狂且)">
<meta property="og:description" content="Verilator 学习笔记  Introduction Verilator 是一个 verilog&#x2F;systemverilog 的仿真器，但是它不能直接代替 vivado xsim 这些事件驱动的仿真器。Verilator 是一个基于周期的仿真器，这意味着它不会评估单个周期内的时间，也不会模拟精确的电路时序。相反，通常每个时钟周期评估一次电路状态，因此无法观察到任何时钟周期内毛刺，并且不支持定">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://github.com/KuangjuX/Blog-Images/blob/main/verilator.jpeg?raw=true">
<meta property="article:published_time" content="2022-02-20T13:18:54.000Z">
<meta property="article:modified_time" content="2022-02-20T13:21:39.690Z">
<meta property="article:author" content="KuangjuX">
<meta property="article:tag" content="计算机体系结构">
<meta property="article:tag" content="龙芯杯">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://github.com/KuangjuX/Blog-Images/blob/main/verilator.jpeg?raw=true"><link rel="shortcut icon" href="/img/KuangjuX.png"><link rel="canonical" href="http://blog.kuangjux.top/2022/02/20/verilator-learning/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css"><script>var GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  ClickShowText: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  justifiedGallery: {
    js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
    css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
};

var saveToLocal = {
  set: function setWithExpiry(key, value, ttl) {
    const now = new Date()
    const expiryDay = ttl * 86400000
    const item = {
      value: value,
      expiry: now.getTime() + expiryDay,
    }
    localStorage.setItem(key, JSON.stringify(item))
  },

  get: function getWithExpiry(key) {
    const itemStr = localStorage.getItem(key)

    if (!itemStr) {
      return undefined
    }
    const item = JSON.parse(itemStr)
    const now = new Date()

    if (now.getTime() > item.expiry) {
      localStorage.removeItem(key)
      return undefined
    }
    return item.value
  }
}</script><script id="config_change">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-02-20 21:21:39'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(function () {  window.activateDarkMode = function () {
    document.documentElement.setAttribute('data-theme', 'dark')
    if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
    }
  }
  window.activateLightMode = function () {
    document.documentElement.setAttribute('data-theme', 'light')
   if (document.querySelector('meta[name="theme-color"]') !== null) {
      document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
    }
  }
  const autoChangeMode = 'false'
  const t = saveToLocal.get('theme')
  if (autoChangeMode === '1') {
    const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
    const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
    const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
    const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified
    if (t === undefined) {
      if (isLightMode) activateLightMode()
      else if (isDarkMode) activateDarkMode()
      else if (isNotSpecified || hasNoSupport) {
        const now = new Date()
        const hour = now.getHours()
        const isNight = hour <= 6 || hour >= 18
        isNight ? activateDarkMode() : activateLightMode()
      }
      window.matchMedia('(prefers-color-scheme: dark)').addListener(function (e) {
        if (saveToLocal.get('theme') === undefined) {
          e.matches ? activateDarkMode() : activateLightMode()
        }
      })
    } else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else if (autoChangeMode === '2') {
    const now = new Date()
    const hour = now.getHours()
    const isNight = hour <= 6 || hour >= 18
    if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
    else if (t === 'light') activateLightMode()
    else activateDarkMode()
  } else {
    if (t === 'dark') activateDarkMode()
    else if (t === 'light') activateLightMode()
  }const asideStatus = saveToLocal.get('aside-status')
if (asideStatus !== undefined) {
   if (asideStatus === 'hide') {
     document.documentElement.classList.add('hide-aside')
   } else {
     document.documentElement.classList.remove('hide-aside')
   }
}})()</script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 5.2.0"><!-- hexo-inject:begin --><!-- hexo-inject:end --><link rel="alternate" href="/atom.xml" title="KuangjuX(狂且)" type="application/atom+xml">
</head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/img/KuangjuX.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">72</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">49</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">Categories</div><div class="length-num">8</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div><div class="menus_item"><a class="site-page" href="/movies/"><i class="fa-fw video-camera"></i><span> Movies</span></a></div><div class="menus_item"><a class="site-page" href="/books/"><i class="fa-fw book"></i><span> Books</span></a></div></div></div></div><div id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://github.com/KuangjuX/Blog-Images/blob/main/verilator.jpeg?raw=true)"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">KuangjuX(狂且)</a></span><span id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div><div class="menus_item"><a class="site-page" href="/movies/"><i class="fa-fw video-camera"></i><span> Movies</span></a></div><div class="menus_item"><a class="site-page" href="/books/"><i class="fa-fw book"></i><span> Books</span></a></div></div><span class="close" id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></span></span></nav><div id="post-info"><h1 class="post-title">Verilator 学习笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2022-02-20T13:18:54.000Z" title="Created 2022-02-20 21:18:54">2022-02-20</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2022-02-20T13:21:39.690Z" title="Updated 2022-02-20 21:21:39">2022-02-20</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%8A%80%E6%9C%AF/">技术</a></span></div><div class="meta-secondline"> <span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="verilator-学习笔记"><a class="markdownIt-Anchor" href="#verilator-学习笔记"></a> Verilator 学习笔记</h1>
<!-- hexo-inject:begin --><!-- hexo-inject:end --><h2 id="introduction"><a class="markdownIt-Anchor" href="#introduction"></a> Introduction</h2>
<p>Verilator 是一个 verilog/systemverilog 的仿真器，但是它不能直接代替 vivado xsim 这些事件驱动的仿真器。Verilator 是一个基于周期的仿真器，这意味着它不会评估单个周期内的时间，也不会模拟精确的电路时序。相反，通常每个时钟周期评估一次电路状态，因此无法观察到任何时钟周期内毛刺，并且不支持定时信号延迟。</p>
<p>由于 Verilator 是基于周期的，它不能用于时序仿真、反向注释网表、异步（无时钟）逻辑，或者一般来说任何涉及时间概念的信号变化 - 每当评估电路时，所有输出都会立即切换。</p>
<p>然而，由于时钟边沿之间的一切都被忽略了，Verilator 的模拟运行速度非常快，非常适合模拟具有一个或多个时钟的同步数字逻辑电路的功能，或者用于从 Verilog/SystemVerilog 代码创建软件模型以用于软件开发。</p>
<p>由于 Verilator 是基于周期的仿真器，因此对于 systemVerilog 并非完全支持（我们一般也用不到），同时对于 verilog/systemverilog 的检查很严格，同时 Verilator 不支持一些不可综合的代码(例如 <code>$display()</code>, <code>$finish()</code>, <code>$fatal()</code>, 一些版本的 <code>$assert()</code> 或者其他)。</p>
<p>使用 Verilator 来仿真时需要 HDL 作为源代码和 C++ 作为测试代码来共同完成，使用 Verilator 来仿真是非常快速的。</p>
<p>在这里我们写了一个简单的 alu 程序来说明 Verilator 的使用:</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line">&#x2F;****** alu.sv ******&#x2F;</span><br><span class="line">typedef enum logic [1:0] &#123;</span><br><span class="line">     add     &#x3D; 2&#39;h1,</span><br><span class="line">     sub     &#x3D; 2&#39;h2,</span><br><span class="line">     nop     &#x3D; 2&#39;h0</span><br><span class="line">&#125; operation_t &#x2F;*verilator public*&#x2F;;</span><br><span class="line"></span><br><span class="line">module alu #(</span><br><span class="line">        parameter WIDTH &#x3D; 6</span><br><span class="line">) (</span><br><span class="line">        input clk,</span><br><span class="line">        input rst,</span><br><span class="line"></span><br><span class="line">        input  operation_t  op_in,</span><br><span class="line">        input  [WIDTH-1:0]  a_in,</span><br><span class="line">        input  [WIDTH-1:0]  b_in,</span><br><span class="line">        input               in_valid,</span><br><span class="line"></span><br><span class="line">        output logic [WIDTH-1:0]  out,</span><br><span class="line">        output logic              out_valid</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">        operation_t  op_in_r;</span><br><span class="line">        logic  [WIDTH-1:0]  a_in_r;</span><br><span class="line">        logic  [WIDTH-1:0]  b_in_r;</span><br><span class="line">        logic               in_valid_r;</span><br><span class="line">        logic  [WIDTH-1:0]  result;</span><br><span class="line"></span><br><span class="line">        &#x2F;&#x2F; Register all inputs</span><br><span class="line">        always_ff @ (posedge clk, posedge rst) begin</span><br><span class="line">                if (rst) begin</span><br><span class="line">                        op_in_r     &lt;&#x3D; &#39;0;</span><br><span class="line">                        a_in_r      &lt;&#x3D; &#39;0;</span><br><span class="line">                        b_in_r      &lt;&#x3D; &#39;0;</span><br><span class="line">                        in_valid_r  &lt;&#x3D; &#39;0;</span><br><span class="line">                end else begin</span><br><span class="line">                        op_in_r    &lt;&#x3D; op_in;</span><br><span class="line">                        a_in_r     &lt;&#x3D; a_in;</span><br><span class="line">                        b_in_r     &lt;&#x3D; b_in;</span><br><span class="line">                        in_valid_r &lt;&#x3D; in_valid;</span><br><span class="line">                end</span><br><span class="line">        end</span><br><span class="line"></span><br><span class="line">        &#x2F;&#x2F; Compute the result</span><br><span class="line">        always_comb begin</span><br><span class="line">                result &#x3D; &#39;0;</span><br><span class="line">                if (in_valid_r) begin</span><br><span class="line">                        case (op_in_r)</span><br><span class="line">                                add: result &#x3D; a_in_r + b_in_r;</span><br><span class="line">                                sub: result &#x3D; a_in_r + (~b_in_r+1&#39;b1);</span><br><span class="line">                                default: result &#x3D; &#39;0;</span><br><span class="line">                        endcase</span><br><span class="line">                end</span><br><span class="line">        end</span><br><span class="line"></span><br><span class="line">        &#x2F;&#x2F; Register outputs</span><br><span class="line">        always_ff @ (posedge clk, posedge rst) begin</span><br><span class="line">                if (rst) begin</span><br><span class="line">                        out       &lt;&#x3D; &#39;0;</span><br><span class="line">                        out_valid &lt;&#x3D; &#39;0;</span><br><span class="line">                end else begin</span><br><span class="line">                        out       &lt;&#x3D; result;</span><br><span class="line">                        out_valid &lt;&#x3D; in_valid_r;</span><br><span class="line">                end</span><br><span class="line">        end</span><br><span class="line"></span><br><span class="line">endmodule;</span><br></pre></td></tr></table></figure>
<p>在使用 C++ 编写测试用例之前，我们需要首先将 sv 代码编译成 C++ 代码：</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">verilator --cc alu.sv</span><br></pre></td></tr></table></figure>
<p><code>cc</code> 参数告诉 Verilator 将源代码转化成 C++ 代码，在编译之后生成了一个 <code>obj_dir</code> 文件夹，其中 <code>mk</code> 文件用于使用 <code>Make</code> 构建仿真的可执行程序，<code>.h</code> 和 <code>.cpp</code> 文件包含我们源代码实现的信息。</p>
<p>接下来我们使用 C++ 写一个测试文件用于测试我们的 ALU：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;stdlib.h&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;iostream&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;verilated.h&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;verilated_vcd_c.h&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&quot;Valu.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&quot;Valu___024unit.h&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 终止时间</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MAX_SIM_TIME 20</span></span><br><span class="line"><span class="keyword">vluint64_t</span> sim_time = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">main</span><span class="params">(<span class="keyword">int</span> argc, <span class="keyword">char</span>** argv, <span class="keyword">char</span>** env)</span> </span>&#123;</span><br><span class="line">    <span class="comment">// 新建需要仿真的对象</span></span><br><span class="line">    Valu *dut = <span class="keyword">new</span> Valu;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 生成仿真波形, &quot;vcd&quot; 文件</span></span><br><span class="line">    Verilated::traceEverOn(<span class="literal">true</span>);</span><br><span class="line">    VerilatedVcdC *m_trace = <span class="keyword">new</span> VerilatedVcdC;</span><br><span class="line">    dut-&gt;trace(m_trace, <span class="number">5</span>);</span><br><span class="line">    m_trace-&gt;open(<span class="string">&quot;waveform.vcd&quot;</span>);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">while</span> (sim_time &lt; MAX_SIM_TIME) &#123;</span><br><span class="line">        <span class="comment">// 翻转时钟</span></span><br><span class="line">        dut-&gt;clk ^= <span class="number">1</span>;</span><br><span class="line">        <span class="comment">// 仿真 ALU 模型中的所有信号</span></span><br><span class="line">        dut-&gt;eval();</span><br><span class="line">        <span class="comment">// 将所有被追踪的信号写入波形中</span></span><br><span class="line">        m_trace-&gt;dump(sim_time);</span><br><span class="line">        <span class="comment">// 增加时间</span></span><br><span class="line">        sim_time++;</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    m_trace-&gt;close();</span><br><span class="line">    <span class="keyword">delete</span> dut;</span><br><span class="line">    <span class="built_in">exit</span>(EXIT_SUCCESS);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>关于测试文件的作用已经作为注释写在了代码中，接下来我们将编译我们的测试文件并进行仿真，此时需要运行 Verilator 并重新生成包含测试用例的 <code>.mk</code> 文件：</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">$</span><span class="bash"> verilator -Wall --trace -cc alu.sv --exe tb_alu.cpp</span></span><br></pre></td></tr></table></figure>
<ul>
<li><code>-Wall</code> 表示开启 C++ 所有警告</li>
<li><code>--trace</code> 表示开启波形跟踪</li>
</ul>
<p>随后我们进行编译:</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">$</span><span class="bash"> make -C obj_dir -f Valu.mk Valu</span></span><br></pre></td></tr></table></figure>
<p>在编译之后，我们执行 <code>obj_dir/Valu</code> 进行仿真，此时会生成波形图 <code>waveform.vcd</code>，我们只需要执行 <code>gtkwave waveform.vcd</code> 即可查看波形图。</p>
<h2 id="basics-of-systemverilog-verification-using-c"><a class="markdownIt-Anchor" href="#basics-of-systemverilog-verification-using-c"></a> Basics of Systemverilog verification using C++</h2>
<h3 id="randomized-initial-values"><a class="markdownIt-Anchor" href="#randomized-initial-values"></a> Randomized initial values</h3>
<p>Verilator 是一个两阶段的仿真器，这意味着它仅仅支持逻辑信号 0 和 1，不支持逻辑信号 <code>X</code>，对 <code>Z</code> 信号也仅仅是有限的支持。因此 Verilator 初始化所有的信号为 0。幸运的是，我们可以改变这种行为通过命令行参数，我们可以要求 Verilator 初始化所有的值为 1 或者其他随机数，这将帮助我们检查我们重置信号是否工作了。</p>
<p>为了帮助我们的测试用例初始化为随机数，我们需要调用 <code>Verilated::commandArgs(argc, argv);</code> 在创建 <code>DUT</code> 对象前。</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">main</span><span class="params">(<span class="keyword">int</span> argc, <span class="keyword">char</span>** argv, <span class="keyword">char</span>** env)</span> </span>&#123;</span><br><span class="line">    Verilated::commandArgs(argc, argv);</span><br><span class="line">    Valu *dut = <span class="keyword">new</span> Valu;</span><br><span class="line">&lt;...&gt;</span><br></pre></td></tr></table></figure>
<p>之后我们还需要添加我们的编译选项 <code>--x-assign unique</code> 和 <code>--x-initial unique</code>，结果如下：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">verilator -Wall --trace --x-assign unique --x-initial unique -cc $(MODULE).sv --exe tb_$(MODULE).cpp</span><br></pre></td></tr></table></figure>
<p>最终，我们需要通过添加 <code>+verilator+rand+reset+2</code> 在执行我们的仿真可执行文件时：</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">@./obj_dir/V$(MODULE) +verilator+rand+reset+2</span><br></pre></td></tr></table></figure>
<h3 id="dut-reset"><a class="markdownIt-Anchor" href="#dut-reset"></a> DUT Reset</h3>
<p>在我们的测试用例中，我们可以添加：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">dut-&gt;rst = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">if</span>(sim_time &gt; <span class="number">1</span> &amp;&amp; sim_time &lt; <span class="number">5</span>)&#123;</span><br><span class="line">    dut-&gt;rst = <span class="number">1</span>;</span><br><span class="line">    dut-&gt;a_in = <span class="number">0</span>;</span><br><span class="line">    dut-&gt;b_in = <span class="number">0</span>;</span><br><span class="line">    dut-&gt;op_in = <span class="number">0</span>;</span><br><span class="line">    dut-&gt;in_valid = <span class="number">0</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>来进行信号的重新设置。</p>
<h3 id="basic-verification"><a class="markdownIt-Anchor" href="#basic-verification"></a> Basic Verification</h3>
<p>在我们的测试程序中，我们可以使用 <code>Verilated::gotFinished()</code> 来停止仿真（相当于 <code>$finish()</code>）。</p>
<h2 id="verilator-examples"><a class="markdownIt-Anchor" href="#verilator-examples"></a> Verilator Examples</h2>
<p>我们首先看一个测试用例的例子：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;stdlib.h&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&quot;Vmodule.h&quot;</span></span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&quot;verilated.h&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">main</span><span class="params">(<span class="keyword">int</span> argc, <span class="keyword">char</span> **argv)</span> </span>&#123;</span><br><span class="line">	<span class="comment">// Initialize Verilators variables</span></span><br><span class="line">	Verilated::commandArgs(argc, argv);</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Create an instance of our module under test</span></span><br><span class="line">	Vmodule *tb = <span class="keyword">new</span> Vmodule;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Tick the clock until we are done</span></span><br><span class="line">	<span class="keyword">while</span>(!Verilated::gotFinish()) &#123;</span><br><span class="line">		tb-&gt;i_clk = <span class="number">1</span>;</span><br><span class="line">		tb-&gt;eval();</span><br><span class="line">		tb-&gt;i_clk = <span class="number">0</span>;</span><br><span class="line">		tb-&gt;eval();</span><br><span class="line">	&#125; <span class="built_in">exit</span>(EXIT_SUCCESS);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>在这个测试中，当我们将 <code>i_clk</code> 从 0 变为 1 的时候将会造成所有 <code>@(posedge i_clk)</code> 的逻辑块运行。因此我们测试的作用就是在一个循环中不断修改时钟并进行执行。仿真结束当 <code>verilog</code> 执行了 <code>$finished()</code> 或者使用 <code>Ctrl-C</code> 来终止进程。</p>
<p>现在我们尝试根据这个功能使用一个 <code>TESRBENCH</code> 类来包裹所需的功能:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">template</span>&lt;<span class="class"><span class="keyword">class</span> <span class="title">MODULE</span>&gt;</span>	<span class="class"><span class="keyword">class</span> <span class="title">TESTBENCH</span> &#123;</span></span><br><span class="line">	<span class="keyword">unsigned</span> <span class="keyword">long</span>	m_tickcount;</span><br><span class="line">	MODULE	*m_core;</span><br><span class="line"></span><br><span class="line">	TESTBENCH(<span class="keyword">void</span>) &#123;</span><br><span class="line">		m_core = <span class="keyword">new</span> MODULE;</span><br><span class="line">		m_tickcount = <span class="number">0l</span>;</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">virtual</span> ~TESTBENCH(<span class="keyword">void</span>) &#123;</span><br><span class="line">		<span class="keyword">delete</span> m_core;</span><br><span class="line">		m_core = <span class="literal">NULL</span>;</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">reset</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		m_core-&gt;i_reset = <span class="number">1</span>;</span><br><span class="line">		<span class="comment">// Make sure any inheritance gets applied</span></span><br><span class="line">		<span class="keyword">this</span>-&gt;tick();</span><br><span class="line">		m_core-&gt;i_reset = <span class="number">0</span>;</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">tick</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		<span class="comment">// Increment our own internal time reference</span></span><br><span class="line">		m_tickcount++;</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Make sure any combinatorial logic depending upon</span></span><br><span class="line">		<span class="comment">// inputs that may have changed before we called tick()</span></span><br><span class="line">		<span class="comment">// has settled before the rising edge of the clock.</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">0</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Toggle the clock</span></span><br><span class="line"></span><br><span class="line">		<span class="comment">// Rising edge</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">1</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Falling edge</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">0</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">bool</span>	<span class="title">done</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123; <span class="keyword">return</span> (Verilated::gotFinish()); &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>我们的 <code>TESTBENCH</code> 类提供两个方法: <code>tick()</code> 和 <code>reset()</code> ，并且我们希望在任何时刻检查是否 Verilator 的状态为 <code>$finished</code>。</p>
<p>主程序的修改如下：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&quot;testbench.h&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">main</span><span class="params">(<span class="keyword">int</span> argc, <span class="keyword">char</span> **argv)</span> </span>&#123;</span><br><span class="line">	Verilated::commandArgs(argc, argv);</span><br><span class="line">	TESTBENCH&lt;Vmodule&gt; *tb = <span class="keyword">new</span> TESTBENCH&lt;Vmodule&gt;();</span><br><span class="line"></span><br><span class="line">	<span class="keyword">while</span>(!tb-&gt;done()) &#123;</span><br><span class="line">		tb-&gt;tick();</span><br><span class="line">	&#125; <span class="built_in">exit</span>(EXIT_SUCCESS);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>在测试的时候我们也可以 <code>printf()</code> 一些关键的信号帮助我们调试：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="class"><span class="keyword">class</span>	<span class="title">MODULE_TB</span> :</span> <span class="keyword">public</span> TESTBENCH&lt;Vmodule&gt; &#123;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">tick</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		<span class="comment">// Request that the testbench toggle the clock within</span></span><br><span class="line">		<span class="comment">// Verilator</span></span><br><span class="line">		TESTBENCH&lt;Vmodule&gt;::tick();</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Now we&#x27;ll debug by printf&#x27;s and examine the</span></span><br><span class="line">		<span class="comment">// internals of m_core</span></span><br><span class="line">		<span class="built_in">printf</span>(<span class="string">&quot;%8ld: %s %s ...\n&quot;</span>, m_tickcount,</span><br><span class="line">			(m_core-&gt;v__DOT__wb_cyc)?<span class="string">&quot;CYC&quot;</span>:<span class="string">&quot;   &quot;</span>,</span><br><span class="line">			(m_core-&gt;v__DOT__wb_stb)?<span class="string">&quot;STB&quot;</span>:<span class="string">&quot;   &quot;</span>,</span><br><span class="line">			... );</span><br><span class="line">	&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>除此之外我们也可以添加一些信号的判断来帮助我们决定是否进行输出一些信息：</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="class"><span class="keyword">class</span>	<span class="title">MODULE_TB</span> :</span> <span class="keyword">public</span> TESTBENCH&lt;Vmodule&gt; &#123;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">tick</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		<span class="comment">// Request that the testbench toggle the clock within</span></span><br><span class="line">		<span class="comment">// Verilator</span></span><br><span class="line">		TESTBENCH&lt;Vmodule&gt;::tick();</span><br><span class="line"></span><br><span class="line">		<span class="keyword">bool</span>	writeout = <span class="literal">false</span>;</span><br><span class="line">		<span class="comment">// Check for debugging conditions</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="comment">// For example:</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="comment">//   1. We might be interested any time a wishbone master</span></span><br><span class="line">		<span class="comment">//	command is accepted</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="keyword">if</span> ((m_core-&gt;v__DOT__wb_stb)&amp;&amp;(!m_core-&gt;v__DOT__wb_stall))</span><br><span class="line">			writeout = <span class="literal">true</span>;</span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="comment">//   2. as well as when the slave finally responds</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="keyword">if</span> (m_core-&gt;v__DOT__wb_ack)</span><br><span class="line">			writeout = <span class="literal">true</span>;</span><br><span class="line"></span><br><span class="line">		<span class="keyword">if</span> (writeout) &#123;</span><br><span class="line">			<span class="comment">// Now we&#x27;ll debug by printf&#x27;s and examine the</span></span><br><span class="line">			<span class="comment">// internals of m_core</span></span><br><span class="line">			<span class="built_in">printf</span>(<span class="string">&quot;%8ld: %s %s ...\n&quot;</span>, m_tickcount,</span><br><span class="line">				(m_core-&gt;v__DOT__wb_cyc)?<span class="string">&quot;CYC&quot;</span>:<span class="string">&quot;   &quot;</span>,</span><br><span class="line">				(m_core-&gt;v__DOT__wb_stb)?<span class="string">&quot;STB&quot;</span>:<span class="string">&quot;   &quot;</span>,</span><br><span class="line">				... );</span><br><span class="line">		&#125;</span><br><span class="line">	&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>如果我们想去使用 <code>gtkwave</code> 来生成波形的话，我们需要在 <code>TESTBENCH</code> 在执行时不断生成波形:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">include</span> <span class="meta-string">&lt;verilated_vcd_c.h&gt;</span></span></span><br><span class="line"></span><br><span class="line"><span class="keyword">template</span>&lt;<span class="class"><span class="keyword">class</span> <span class="title">MODULE</span>&gt;</span> <span class="class"><span class="keyword">class</span> <span class="title">TESTBENCH</span> &#123;</span></span><br><span class="line">	<span class="comment">// Need to add a new class variable</span></span><br><span class="line">	VerilatedVcdC	*m_trace;</span><br><span class="line">	...</span><br><span class="line"></span><br><span class="line">	TESTBENCH(<span class="keyword">void</span>) &#123;</span><br><span class="line">		<span class="comment">// According to the Verilator spec, you *must* call</span></span><br><span class="line">		<span class="comment">// traceEverOn before calling any of the tracing functions</span></span><br><span class="line">		<span class="comment">// within Verilator.</span></span><br><span class="line">		Verilated::traceEverOn(<span class="literal">true</span>);</span><br><span class="line">		... <span class="comment">// Everything else can stay like it was before</span></span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Open/create a trace file</span></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span>	<span class="keyword">void</span>	<span class="title">opentrace</span><span class="params">(<span class="keyword">const</span> <span class="keyword">char</span> *vcdname)</span> </span>&#123;</span><br><span class="line">		<span class="keyword">if</span> (!m_trace) &#123;</span><br><span class="line">			m_trace = <span class="keyword">new</span> VerilatedVcdC;</span><br><span class="line">			m_core-&gt;trace(m_trace, <span class="number">99</span>);</span><br><span class="line">			m_trace-&gt;open(vcdname);</span><br><span class="line">		&#125;</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// Close a trace file</span></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">close</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		<span class="keyword">if</span> (m_trace) &#123;</span><br><span class="line">			m_trace-&gt;close();</span><br><span class="line">			m_trace = <span class="literal">NULL</span>;</span><br><span class="line">		&#125;</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">	<span class="function"><span class="keyword">virtual</span> <span class="keyword">void</span>	<span class="title">tick</span><span class="params">(<span class="keyword">void</span>)</span> </span>&#123;</span><br><span class="line">		<span class="comment">// Make sure the tickcount is greater than zero before</span></span><br><span class="line">		<span class="comment">// we do this</span></span><br><span class="line">		m_tickcount++;</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Allow any combinatorial logic to settle before we tick</span></span><br><span class="line">		<span class="comment">// the clock.  This becomes necessary in the case where</span></span><br><span class="line">		<span class="comment">// we may have modified or adjusted the inputs prior to</span></span><br><span class="line">		<span class="comment">// coming into here, since we need all combinatorial logic</span></span><br><span class="line">		<span class="comment">// to be settled before we call for a clock tick.</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">0</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line"></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="comment">// Here&#x27;s the new item:</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="comment">//	Dump values to our trace file</span></span><br><span class="line">		<span class="comment">//</span></span><br><span class="line">		<span class="keyword">if</span>(trace) m_trace-&gt;dump(<span class="number">10</span>*m_tickcount<span class="number">-2</span>);</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Repeat for the positive edge of the clock</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">1</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line">		<span class="keyword">if</span>(trace) m_trace-&gt;dump(<span class="number">10</span>*m_tickcount);</span><br><span class="line"></span><br><span class="line">		<span class="comment">// Now the negative edge</span></span><br><span class="line">		m_core-&gt;i_clk = <span class="number">0</span>;</span><br><span class="line">		m_core-&gt;eval();</span><br><span class="line">		<span class="keyword">if</span> (m_trace) &#123;</span><br><span class="line">			<span class="comment">// This portion, though, is a touch different.</span></span><br><span class="line">			<span class="comment">// After dumping our values as they exist on the</span></span><br><span class="line">			<span class="comment">// negative clock edge ...</span></span><br><span class="line">			m_trace-&gt;dump(<span class="number">10</span>*m_tickcount+<span class="number">5</span>);</span><br><span class="line">			<span class="comment">//</span></span><br><span class="line">			<span class="comment">// We&#x27;ll also need to make sure we flush any I/O to</span></span><br><span class="line">			<span class="comment">// the trace file, so that we can use the assert()</span></span><br><span class="line">			<span class="comment">// function between now and the next tick if we want to.</span></span><br><span class="line">			m_trace-&gt;flush();</span><br><span class="line">		&#125;</span><br><span class="line">	&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<h2 id="references"><a class="markdownIt-Anchor" href="#references"></a> References</h2>
<ul>
<li><a target="_blank" rel="noopener" href="https://zipcpu.com/blog/2017/06/21/looking-at-verilator.html">Taking a New Look at Verilator</a></li>
<li><a target="_blank" rel="noopener" href="https://github.com/n-kremeris/verilator_basics">Verilator example sources for Verilog/SystemVerilog verification with C++</a></li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="mailto:undefined">KuangjuX</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="http://blog.kuangjux.top/2022/02/20/verilator-learning/">http://blog.kuangjux.top/2022/02/20/verilator-learning/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/">计算机体系结构</a><a class="post-meta__tags" href="/tags/%E9%BE%99%E8%8A%AF%E6%9D%AF/">龙芯杯</a><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="https://github.com/KuangjuX/Blog-Images/blob/main/verilator.jpeg?raw=true" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/02/21/TLB-MMU/"><img class="prev-cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit1.jpg?raw=true" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">TLB MMU 笔记（基于 MIPS）</div></div></a></div><div class="next-post pull-right"><a href="/2022/02/08/6-S081-mmap/"><img class="next-cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/6.S081-mmap.png?raw=true" onerror="onerror=null;src='/img/404.jpg'"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">MIT-6.S081-mmap</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2022/03/05/Chisel-learning/" title="Chisel 学习笔记"><img class="cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit2.jpg?raw=true" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-05</div><div class="title">Chisel 学习笔记</div></div></a></div><div><a href="/2022/03/04/ILP/" title="指令级并行技术"><img class="cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit1.jpg?raw=true" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-03-04</div><div class="title">指令级并行技术</div></div></a></div><div><a href="/2022/02/21/TLB-MMU/" title="TLB MMU 笔记（基于 MIPS）"><img class="cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit1.jpg?raw=true" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-02-21</div><div class="title">TLB MMU 笔记（基于 MIPS）</div></div></a></div><div><a href="/2021/06/09/Mini-MIPS-32-bits-CPU/" title="Mini MIPS 32-bits CPU"><img class="cover" src="https://github.com/KuangjuX/Blog-Images/blob/main/wallhaven-492jmd.png?raw=true" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2021-06-09</div><div class="title">Mini MIPS 32-bits CPU</div></div></a></div></div></div></div><div class="aside_content" id="aside_content"><div class="card-widget card-info"><div class="card-content"><div class="card-info-avatar is-center"><img class="avatar-img" src="/img/KuangjuX.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">KuangjuX</div><div class="author-info__description">狂且的人文及技术博客</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">72</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">49</div></a></div><div class="card-info-data-item is-center"><a href="/categories/"><div class="headline">Categories</div><div class="length-num">8</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/KuangjuX"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/KuangjuX" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="/zhjyyjjmjy666@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div></div><div class="card-widget card-announcement"><div class="card-content"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>Announcement</span></div><div class="announcement_content">风声雨声读书声，声声入耳 </br> 家事国事天下事，事事关心</div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="card-content"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#verilator-%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0"><span class="toc-text"> Verilator 学习笔记</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#introduction"><span class="toc-text"> Introduction</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#basics-of-systemverilog-verification-using-c"><span class="toc-text"> Basics of Systemverilog verification using C++</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#randomized-initial-values"><span class="toc-text"> Randomized initial values</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#dut-reset"><span class="toc-text"> DUT Reset</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#basic-verification"><span class="toc-text"> Basic Verification</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#verilator-examples"><span class="toc-text"> Verilator Examples</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#references"><span class="toc-text"> References</span></a></li></ol></li></ol></div></div></div><div class="card-widget card-recent-post"><div class="card-content"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/03/05/Chisel-learning/" title="Chisel 学习笔记"><img src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit2.jpg?raw=true" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Chisel 学习笔记"/></a><div class="content"><a class="title" href="/2022/03/05/Chisel-learning/" title="Chisel 学习笔记">Chisel 学习笔记</a><time datetime="2022-03-05T13:31:07.000Z" title="Created 2022-03-05 21:31:07">2022-03-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/03/04/essay/" title="随笔（一）"><img src="https://github.com/KuangjuX/Blog-Images/blob/main/book1.jpg?raw=true" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="随笔（一）"/></a><div class="content"><a class="title" href="/2022/03/04/essay/" title="随笔（一）">随笔（一）</a><time datetime="2022-03-04T14:22:51.000Z" title="Created 2022-03-04 22:22:51">2022-03-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/03/04/ILP/" title="指令级并行技术"><img src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit1.jpg?raw=true" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="指令级并行技术"/></a><div class="content"><a class="title" href="/2022/03/04/ILP/" title="指令级并行技术">指令级并行技术</a><time datetime="2022-03-04T14:14:04.000Z" title="Created 2022-03-04 22:14:04">2022-03-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/21/TLB-MMU/" title="TLB MMU 笔记（基于 MIPS）"><img src="https://github.com/KuangjuX/Blog-Images/blob/main/circuit1.jpg?raw=true" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TLB MMU 笔记（基于 MIPS）"/></a><div class="content"><a class="title" href="/2022/02/21/TLB-MMU/" title="TLB MMU 笔记（基于 MIPS）">TLB MMU 笔记（基于 MIPS）</a><time datetime="2022-02-21T14:54:04.000Z" title="Created 2022-02-21 22:54:04">2022-02-21</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/02/20/verilator-learning/" title="Verilator 学习笔记"><img src="https://github.com/KuangjuX/Blog-Images/blob/main/verilator.jpeg?raw=true" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilator 学习笔记"/></a><div class="content"><a class="title" href="/2022/02/20/verilator-learning/" title="Verilator 学习笔记">Verilator 学习笔记</a><time datetime="2022-02-20T13:18:54.000Z" title="Created 2022-02-20 21:18:54">2022-02-20</time></div></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By KuangjuX</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="icp"><a><img class="icp-icon" src="/img/icp.png" alt="ICP"/><span>津ICP备20003770号</span></a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js"></script><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js"></script><div class="js-pjax"><script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></div><!-- hexo-inject:begin --><!-- hexo-inject:end --></body></html>