****************************************
Report : qor
Design : jpeg_encoder
Version: V-2023.12-SP5-5
Date   : Mon Apr 28 18:11:56 2025
****************************************


Scenario           'WC'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.41
Critical Path Slack:               0.23
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'WC'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.39
Critical Path Slack:               1.48
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'WC'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     20
Critical Path Length:              1.77
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.01
No. of Violating Paths:              13
Worst Hold Violation:             -0.04
Total Hold Violation:             -0.17
No. of Hold Violations:               8
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                  32193
Buf/Inv Cell Count:                3587
Buf Cell Count:                    1408
Inv Cell Count:                    2179
Combinational Cell Count:         27126
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5067
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       5067
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            82437.84
Noncombinational Area:         47517.12
Buf/Inv Area:                   5834.52
Total Buffer Area:              3081.60
Total Inverter Area:            2752.92
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                  228293.39
Net YLength:                  229842.83
----------------------------------------
Cell Area (netlist):                         129954.96
Cell Area (netlist and physical only):       129954.96
Net Length:                   458136.22


Design Rules
----------------------------------------
Total Number of Nets:             34678
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
