
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015879                       # Number of seconds simulated (Second)
simTicks                                  15879296500                       # Number of ticks simulated (Tick)
finalTick                                 15879296500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    215.65                       # Real time elapsed on the host (Second)
hostTickRate                                 73635295                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   19754628                       # Number of bytes of host memory used (Byte)
simInsts                                     10000007                       # Number of instructions simulated (Count)
simOps                                       10000207                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    46372                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      46373                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31758594                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10141948                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      515                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10242813                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4877                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               142172                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             77795                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  42                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31737448                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.322736                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.971010                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  27271391     85.93%     85.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1916657      6.04%     91.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    987180      3.11%     95.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    591169      1.86%     96.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    365914      1.15%     98.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    547227      1.72%     99.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     36999      0.12%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     10784      0.03%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     10127      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31737448                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    2983      1.11%      1.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      40      0.01%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  15787      5.90%      7.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                248776     92.97%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          253      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2220646     21.68%     21.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          815      0.01%     21.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           503      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            2      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     21.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       146248      1.43%     23.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7874314     76.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10242813                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.322521                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              267593                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.026125                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 52495466                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10285751                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10084675                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        75                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       48                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               33                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    10510112                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           41                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10089602                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        138241                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9160                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7870877                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048374                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7732636                       # Number of stores executed (Count)
system.cpu.numRate                           0.317697                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             251                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000207                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.175857                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.175857                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.314876                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.314876                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   19048103                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1315929                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         33                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 248790569                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       59                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 15879296500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         152874                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7743043                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         6082                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       820386                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2765                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                665                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          794                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      2124353                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    12.727917                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.761605                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0        98545      4.64%      4.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1        87086      4.10%      8.74% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        24010      1.13%      9.87% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        44858      2.11%     11.98% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4         4473      0.21%     12.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        42641      2.01%     14.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6         3007      0.14%     14.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        25360      1.19%     15.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8         1910      0.09%     15.62% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        44978      2.12%     17.74% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10          723      0.03%     17.77% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        49644      2.34%     20.11% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12           89      0.00%     20.12% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        43784      2.06%     22.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14           81      0.00%     22.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15      1653164     77.82%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      2124353                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          143143                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             473                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3558                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31715308                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.315312                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.998160                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        27482878     86.65%     86.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1865383      5.88%     92.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          737810      2.33%     94.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          689515      2.17%     97.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          446118      1.41%     98.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          341125      1.08%     99.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           47005      0.15%     99.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25260      0.08%     99.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           80214      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31715308                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000207                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7833143                       # Number of memory references committed (Count)
system.cpu.commit.loads                        113605                       # Number of loads committed (Count)
system.cpu.commit.amos                            240                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         200                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1033621                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9994209                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  7537                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          232      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2165832     21.66%     21.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          561      0.01%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          439      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     21.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       113813      1.14%     22.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7719298     77.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000207                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         80214                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         215117                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            215117                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        215117                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           215117                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7612535                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7612535                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7612535                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7612535                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 435703237535                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 435703237535                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 435703237535                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 435703237535                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7827652                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7827652                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7827652                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7827652                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.972518                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.972518                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.972518                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.972518                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57234.973308                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57234.973308                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57234.973308                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57234.973308                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          565                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   141.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       955736                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            955736                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6651293                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6651293                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6651293                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6651293                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       961242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       961242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       961242                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       961242                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  55593308857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  55593308857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  55593308857                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  55593308857                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.122801                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.122801                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.122801                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122801                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57834.872859                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57834.872859                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57834.872859                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57834.872859                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 959194                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        98267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           98267                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        10089                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         10089                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    724468500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    724468500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       108356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       108356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.093110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.093110                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 71807.760928                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 71807.760928                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         5208                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         5208                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         4881                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         4881                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    374899000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    374899000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.045046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.045046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76807.826265                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76807.826265                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          240                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             240                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          240                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          240                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       116850                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         116850                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      7602446                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      7602446                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 434978769035                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 434978769035                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7719296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7719296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.984863                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.984863                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57215.634157                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57215.634157                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6646085                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6646085                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       956361                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       956361                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  55218409857                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  55218409857                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123892                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123892                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57738.040193                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57738.040193                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2045.737200                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1169334                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             959194                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.219080                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2045.737200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1934                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           63584378                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          63584378                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   429426                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              29998965                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    295099                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1009453                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4505                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1008150                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   922                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10191973                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4449                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       423331                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       423331                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       423331                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       423331                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         5931                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         5931                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         5931                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         5931                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    468473500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    468473500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    468473500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    468473500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       429262                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       429262                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       429262                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       429262                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.013817                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.013817                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.013817                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.013817                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 78987.270275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 78987.270275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 78987.270275                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 78987.270275                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         5931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         5931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         5931                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         5931                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    462542500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    462542500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    462542500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    462542500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.013817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.013817                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.013817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.013817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 77987.270275                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 77987.270275                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 77987.270275                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 77987.270275                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         5915                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       423331                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       423331                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         5931                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         5931                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    468473500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    468473500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       429262                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       429262                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.013817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.013817                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 78987.270275                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 78987.270275                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         5931                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         5931                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    462542500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    462542500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.013817                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.013817                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 77987.270275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 77987.270275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.961714                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       429192                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         5915                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    72.559932                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1417500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.961714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.997607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.997607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       864455                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       864455                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              16409                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10274816                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1025858                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1025858                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      31703649                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10794                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4327                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2434                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3994                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1238                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     86576                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   352                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       25                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31737448                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.323751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.402504                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 29615426     93.31%     93.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   145338      0.46%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   641196      2.02%     95.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   139318      0.44%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   153315      0.48%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    32483      0.10%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   150570      0.47%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   128149      0.40%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   731653      2.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31737448                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.032302                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.323529                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          85953                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             85953                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         85953                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            85953                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          600                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             600                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          600                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            600                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38820996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38820996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38820996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38820996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        86553                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         86553                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        86553                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        86553                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006932                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006932                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006932                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006932                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64701.660000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64701.660000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64701.660000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64701.660000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        14403                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          145                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      99.331034                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          118                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           118                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          118                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          118                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          482                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          482                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     33533997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     33533997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     33533997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     33533997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69572.607884                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69572.607884                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69572.607884                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69572.607884                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        85953                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           85953                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          600                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           600                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38820996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38820996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        86553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        86553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006932                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006932                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64701.660000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64701.660000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          118                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          118                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     33533997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     33533997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005569                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005569                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69572.607884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69572.607884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           436.860499                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   436.860499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.213311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.213311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          482                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          439                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.235352                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             692906                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            692906                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4505                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     178782                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 16203277                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10142463                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  803                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   152874                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7743043                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   296                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       773                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 16201769                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1193                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1986                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2100                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 4086                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10087008                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10084708                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1200854                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4180648                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.317543                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.287241                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     14115888                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       132116                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall        31233                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      4984296                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall        31664                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        31906                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall       251614                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid         9939                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall        13232                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      7586336                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady     18551128                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       283512                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       128648                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      2628304                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      5447848                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall       806640                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall    198650784                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       140104                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other          74360                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      253899552                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12270762                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       129400                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall        30928                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall      4988856                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        30328                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall        31216                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        36040                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid         7984                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         3821                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         4449                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall        13368                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      7655584                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady     19353024                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       285320                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall       128848                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      2635856                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall      5501016                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall       806680                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall    199771320                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       165904                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other         48856                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total     253899560                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     10426571                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall       127976                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall        30712                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall      4963711                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         8856                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall        30944                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      3342000                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall        70056                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid         7368                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         4816                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall        13308                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute      7801590                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady     17549591                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       270824                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall       127030                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      2628040                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall      5322904                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall       804753                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall    200113625                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       217224                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         37669                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total     253899568                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10143266                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall       126184                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall        30192                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      4908613                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         7672                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall        30640                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall     13573745                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        27536                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid         7064                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         4301                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall        13032                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute      7636072                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady      8465107                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       254837                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall       124565                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      2621547                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall      4925237                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall       794450                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall    199604292                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       322232                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       279000                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total    253899584                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          264                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          264                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          264                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          264                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           36                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           36                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           36                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2620000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2620000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2620000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2620000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          300                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          300                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          300                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          300                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.120000                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.120000                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.120000                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.120000                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 72777.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 72777.777778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 72777.777778                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 72777.777778                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           36                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           36                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2584000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2584000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2584000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2584000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.120000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.120000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.120000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.120000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 71777.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 71777.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 71777.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 71777.777778                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           20                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          264                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          264                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           36                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           36                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2620000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2620000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.120000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.120000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 72777.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 72777.777778                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           36                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2584000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2584000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.120000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.120000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 71777.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 71777.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.354601                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          104                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           20                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     5.200000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1168500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.354601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.897163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.897163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          636                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          636                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       29458                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   39242                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   94                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1193                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  23498                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  324                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   7877                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             113605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             26.603530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           130.846712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 105249     92.64%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   74      0.07%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   20      0.02%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   20      0.02%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   14      0.01%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   57      0.05%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   29      0.03%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   64      0.06%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  138      0.12%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  154      0.14%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                893      0.79%     93.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1210      1.07%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                203      0.18%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                382      0.34%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                285      0.25%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                153      0.13%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                844      0.74%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                406      0.36%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                124      0.11%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 60      0.05%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 45      0.04%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 29      0.03%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 51      0.04%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 58      0.05%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 63      0.06%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                120      0.11%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 40      0.04%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                117      0.10%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 97      0.09%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 36      0.03%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2570      2.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2400                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               113605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    138243                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    4368                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                142611                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7732716                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 139684                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7872400                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7870959                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      144052                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   8015011                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                     86563                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     100                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                 86663                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                         86563                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         100                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                     86663                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4505                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   744404                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                16482818                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1622                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    952893                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              13551206                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10168597                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  5465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  16583                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 238644                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               13114248                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1367264                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18916804                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18867038                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         6                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1254858                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   112327                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      41                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6093570                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         41778443                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20309102                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000207                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 205862                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    205862                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                205862                       # number of overall hits (Count)
system.l2.overallHits::total                   205862                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         5931                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  482                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               713222                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  719671                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         5931                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           36                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 482                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              713222                       # number of overall misses (Count)
system.l2.overallMisses::total                 719671                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    452479866                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2529000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        33049000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     53725059900                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        54213117766                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    452479866                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2529000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       33049000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    53725059900                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       54213117766                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         5931                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           36                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                482                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             919084                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                925533                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         5931                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           36                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               482                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            919084                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               925533                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.776014                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.777575                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.776014                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.777575                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 76290.653515                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        70250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 68566.390041                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75327.261217                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75330.418714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 76290.653515                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        70250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 68566.390041                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75327.261217                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75330.418714                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               693548                       # number of writebacks (Count)
system.l2.writebacks::total                    693548                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         5930                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           36                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              482                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           713222                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              719670                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         5930                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           36                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             482                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          713222                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             719670                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    440570366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2457000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     32085000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  52298615900                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    52773728266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    440570366                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2457000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     32085000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  52298615900                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   52773728266                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999831                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.776014                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.777574                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999831                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.776014                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.777574                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74295.171332                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        68250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 66566.390041                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73327.261217                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73330.454606                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74295.171332                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        68250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 66566.390041                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73327.261217                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73330.454606                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         693548                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         8060                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           8060                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          39944                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             39944                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2214                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2214                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        42158                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         42158                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.052517                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.052517                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2214                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2214                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     89844758                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     89844758                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.052517                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.052517                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 40580.288166                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 40580.288166                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           482                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              482                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     33049000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33049000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 68566.390041                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68566.390041                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          482                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          482                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     32085000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     32085000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66566.390041                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 66566.390041                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             205719                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                205719                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           708484                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              708484                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  53355491400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    53355491400                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         914203                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            914203                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.774974                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.774974                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 75309.380875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 75309.380875                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       708484                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          708484                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  51938523400                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  51938523400                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.774974                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.774974                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73309.380875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73309.380875                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            143                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               143                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         5931                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         4738                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10705                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    452479866                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2529000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    369568500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    824577366                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         5931                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         4881                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         10848                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.970703                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.986818                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 76290.653515                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        70250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78000.949768                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77027.311163                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         5930                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           36                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         4738                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10704                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    440570366                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2457000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    360092500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    803119866                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.970703                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.986726                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74295.171332                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        68250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76000.949768                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75029.882848                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       955736                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           955736                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       955736                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       955736                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16171.968306                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1185160                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     939354                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.261676                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    34252000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16171.968306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.987059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16382                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  114                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 4125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12143                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   16407632                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  16407632                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    693548.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      5930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    697931.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000046151652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        40387                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        40387                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1782767                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             655616                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      719670                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     693548                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    719670                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   693548                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  15291                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                719670                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               693548                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  171714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  213472                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  216023                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  102993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   8425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  14176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  25597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  48450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  53365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  53342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  48770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  55858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  63539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  49703                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  51102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  44110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  41521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  41369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  40893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  40754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        40387                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.440538                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     83.019394                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         40384     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         40387                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        40387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.171243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.630284                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.401717                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         37991     94.07%     94.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           672      1.66%     95.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           260      0.64%     96.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           146      0.36%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            83      0.21%     96.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            87      0.22%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            79      0.20%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            65      0.16%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33            90      0.22%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35            47      0.12%     97.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37            59      0.15%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            64      0.16%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            75      0.19%     98.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            48      0.12%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            58      0.14%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            47      0.12%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49            31      0.08%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            49      0.12%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            41      0.10%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            30      0.07%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57            36      0.09%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            13      0.03%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61            28      0.07%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63            21      0.05%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            23      0.06%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            19      0.05%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69            20      0.05%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71             8      0.02%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            25      0.06%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75            14      0.03%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77            16      0.04%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            12      0.03%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            19      0.05%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83            15      0.04%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-85             4      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::86-87             4      0.01%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-89             6      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::90-91             3      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-93             6      0.01%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95             6      0.01%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97             6      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::98-99             4      0.01%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-101            6      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103            5      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105            3      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107            4      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            4      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111            3      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::114-115            3      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-117            1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-121            4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::122-123            2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-145            2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::150-151            1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-157            2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::158-159            1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::162-163            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::164-165            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::174-175            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::178-179            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::180-181            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::182-183            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::190-191            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-193            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::196-197            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::214-215            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         40387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  978624                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                46058880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             44387072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2900561747.17815733                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2795279501.20460320                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15879207000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      11236.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       379520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        30848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     44667584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     44383680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 23900303.140003714710                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 145094.589045553730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1942655.331109913997                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2812944767.420898914337                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2795065889.726285934448                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         5930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          482                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       713222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       693548                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    240100680                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1282250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16373134                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  27844973122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 910455127174                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     40489.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     35618.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33969.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39041.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1312749.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       379520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        30848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     45646208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       46058880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        30848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        30848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     44387072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     44387072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         5930                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       713222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          719670                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       693548                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         693548                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     23900303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       145095                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1942655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2874573694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2900561747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1942655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1942655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2795279501                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2795279501                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2795279501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     23900303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       145095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1942655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2874573694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       5695841248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               704379                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              693495                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        16856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        17884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        21529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        23408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        21595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        22540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        21398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        25715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        22186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        24724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        23399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        26411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        21509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        21850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        19449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        25832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        24465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        22242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        23037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        20583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        21896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        20754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        22458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        20595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        20456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        24118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        22198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        22437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        23603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        20404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        19674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        19174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        17195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        18334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        20969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        22229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        22636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        20773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        24982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        21402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        23982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        22750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        25705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        21453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        21212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        18824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        24038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        22335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        23755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        21924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        21118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        22888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        19967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        19842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        23351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        21214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        19864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        23646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        22331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        19687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        18323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             15781731718                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2346990828                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        28102729186                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22405.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39897.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              650824                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             637889                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.98                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       109140                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   819.683196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   656.999532                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   344.042756                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8653      7.93%      7.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6137      5.62%     13.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3955      3.62%     17.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3333      3.05%     20.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4146      3.80%     24.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2394      2.19%     26.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2634      2.41%     28.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2698      2.47%     31.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        75190     68.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       109140                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              45080256                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           44383680                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2838.932820                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2795.065890                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   29.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               14.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              14.55                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    168057070.272000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    223392403.281599                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1498647581.087996                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1312560765.600000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2824784981.860781                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12649387548.268770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 646701375.935998                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  19323531726.307224                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1216.900996                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    890726560                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    713650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14274919940                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    172389016.800000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    229139231.630400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1464193640.179213                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1293937417.919997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2824784981.860781                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 12787123391.884735                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 540870445.247995                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  19312438125.523193                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1216.202376                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    737672894                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    713650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14427973606                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11186                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        693548                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8060                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             708484                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            708484                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           11186                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2214                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2143162                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2143166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2143166                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     90445952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     90445968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 90445968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             721886                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   721886    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               721886                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          4342939840                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3825311372                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1423504                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       702957                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              11330                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1649284                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             9393                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            914203                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           914203                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         10848                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         42158                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        42158                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          964                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2881682                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           92                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        17777                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2900515                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119988496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       379584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               120401232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          693548                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  44387072                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1673757                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000799                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028262                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1672419     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1338      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1673757                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1490637454                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            482499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         940164000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             36000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           5931499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1979435                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       999233                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15879296500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.015395                       # Number of seconds simulated (Second)
simTicks                                  15394946500                       # Number of ticks simulated (Tick)
finalTick                                 31274243000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    219.43                       # Real time elapsed on the host (Second)
hostTickRate                                 70158724                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22575748                       # Number of bytes of host memory used (Byte)
simInsts                                     20000003                       # Number of instructions simulated (Count)
simOps                                       20000423                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    91145                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      91147                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         30789893                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10196964                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      535                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10276020                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5674                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               197364                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            110402                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            30783546                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.333815                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.000547                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  26396356     85.75%     85.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1839907      5.98%     91.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    968435      3.15%     94.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    590743      1.92%     96.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    356624      1.16%     97.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    544989      1.77%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     48209      0.16%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     19945      0.06%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     18338      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              30783546                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4725      1.46%      1.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     672      0.21%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  28319      8.72%     10.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                291019     89.62%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          243      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2376743     23.13%     23.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1098      0.01%     23.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1097      0.01%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            5      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     23.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       262759      2.56%     25.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7634073     74.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10276020                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.333747                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              324735                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031601                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 51665984                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10396039                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10116370                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    10600505                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10123055                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        252976                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     11756                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7748004                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1083007                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7495028                       # Number of stores executed (Count)
system.cpu.numRate                           0.328779                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            6347                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9999996                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000216                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.078991                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.078991                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.324782                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.324782                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18794076                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1559292                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           6                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          5                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 243044903                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        7                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 31274243000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         273588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7509000                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14846                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       657792                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3723                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                668                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          839                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      2188076                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean    12.750411                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     5.027377                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0       152972      6.99%      6.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1        96204      4.40%     11.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        33903      1.55%     12.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3        17896      0.82%     13.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4        10470      0.48%     14.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5        10449      0.48%     14.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6         6158      0.28%     14.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7        13072      0.60%     15.59% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8         5172      0.24%     15.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        12835      0.59%     16.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10         3118      0.14%     16.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        14888      0.68%     17.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12          316      0.01%     17.25% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        28131      1.29%     18.54% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14          120      0.01%     18.54% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15      1782372     81.46%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      2188076                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          198275                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             484                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4556                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     30754090                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.325167                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.032202                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26609679     86.52%     86.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1795051      5.84%     92.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          760449      2.47%     94.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          633928      2.06%     96.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          409736      1.33%     98.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          369021      1.20%     99.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43531      0.14%     99.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24312      0.08%     99.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          108383      0.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     30754090                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9999996                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000216                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7696852                       # Number of memory references committed (Count)
system.cpu.commit.loads                        219075                       # Number of loads committed (Count)
system.cpu.commit.amos                            264                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1062447                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          7                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9988318                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 14182                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          220      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2301450     23.01%     23.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          745      0.01%     23.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          942      0.01%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            5      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     23.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       219339      2.19%     25.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7477513     74.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000216                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        108383                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         366437                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            366437                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        366437                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           366437                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7309668                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7309668                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7309668                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7309668                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 418149949944                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 418149949944                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 418149949944                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 418149949944                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7676105                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7676105                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7676105                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7676105                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.952263                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.952263                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.952263                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.952263                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57205.053628                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57205.053628                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57205.053628                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57205.053628                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          479                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   119.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       919660                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            919660                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6385520                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6385520                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6385520                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6385520                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       924148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       924148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       924148                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       924148                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  53379693719                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  53379693719                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  53379693719                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  53379693719                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120393                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120393                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120393                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120393                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57760.979539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57760.979539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57760.979539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57760.979539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 924144                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       185573                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          185573                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        13023                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         13023                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    902717500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    902717500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       198596                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       198596                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.065575                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.065575                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 69317.169623                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 69317.169623                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         7133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         7133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5890                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5890                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    429958500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    429958500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.029658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.029658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72998.047538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72998.047538                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          264                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             264                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          264                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          264                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       180864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         180864                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      7296645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      7296645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 417247232444                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 417247232444                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7477509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7477509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.975812                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.975812                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57183.436010                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57183.436010                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6378387                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6378387                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       918258                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       918258                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  52949735219                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  52949735219                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.122803                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.122803                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57663.244120                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57663.244120                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1298110                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             926192                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.401556                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          474                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1574                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           62335096                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          62335096                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   413024                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              29026807                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    342823                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                995365                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5527                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1009238                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   502                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10261162                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2504                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       414289                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       414289                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       414289                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       414289                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         6147                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         6147                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         6147                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         6147                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    472775000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    472775000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    472775000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    472775000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       420436                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       420436                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       420436                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       420436                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.014621                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.014621                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.014621                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.014621                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 76911.501545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 76911.501545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 76911.501545                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 76911.501545                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         6147                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         6147                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         6147                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         6147                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    466628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    466628000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    466628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    466628000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.014621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.014621                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.014621                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.014621                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 75911.501545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 75911.501545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 75911.501545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 75911.501545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         6147                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       414289                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       414289                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         6147                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         6147                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    472775000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    472775000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       420436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       420436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.014621                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.014621                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 76911.501545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 76911.501545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         6147                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         6147                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    466628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    466628000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.014621                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.014621                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 75911.501545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 75911.501545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       420506                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         6163                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    68.230732                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       847019                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       847019                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               2352                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10353773                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1039462                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1039462                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      30767043                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   12002                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       2177                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  773                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4615                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          585                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    143695                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   117                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       10                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           30783546                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.336350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.427898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 28652427     93.08%     93.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   132200      0.43%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   654823      2.13%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   126039      0.41%     96.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   171040      0.56%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    29727      0.10%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   165174      0.54%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   106698      0.35%     97.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   745418      2.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             30783546                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.033760                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.336272                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         143511                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            143511                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        143511                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           143511                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          174                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             174                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          174                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            174                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     10436998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     10436998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     10436998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     10436998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       143685                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        143685                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       143685                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       143685                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001211                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001211                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001211                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001211                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 59982.747126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 59982.747126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 59982.747126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 59982.747126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3427                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      77.886364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           46                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            46                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           46                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           46                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          128                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          128                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      8604998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8604998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      8604998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8604998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000891                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000891                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000891                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000891                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67226.546875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67226.546875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67226.546875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67226.546875                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       143511                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          143511                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          174                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           174                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     10436998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     10436998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       143685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       143685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001211                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 59982.747126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59982.747126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           46                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           46                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          128                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          128                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      8604998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8604998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000891                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000891                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67226.546875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67226.546875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           535.613034                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               230074                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                610                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             377.170492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   535.613034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.261530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.261530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          610                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          497                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.297852                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1149608                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1149608                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5527                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     234838                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 16059242                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10197499                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  675                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   273588                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7509000                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   291                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1036                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 16057110                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1210                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2880                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2457                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5337                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10119822                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10116377                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1364793                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4336593                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.328562                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.314715                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     14039195                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall        24441                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall        13904                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      5062328                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall        33976                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        26357                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall       461248                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        20703                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      7444712                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady     17452864                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       447576                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       192576                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      3643432                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      5349264                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall       776184                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall    191005496                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       190064                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other          84048                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      246268368                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12411889                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall        23680                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall        13752                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall      5066960                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        32096                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall        25464                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        44216                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid        16864                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         1959                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         2504                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      7542168                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady     18186208                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       451160                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall       192680                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      3653984                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall      5411880                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall       776232                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall    192140760                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       223248                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other         50664                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total     246268368                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     10492321                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        23200                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall        13664                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall      5039751                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         4896                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall        25128                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      3472399                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall        85552                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid        15808                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         2600                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute      7621999                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady     16390810                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       416810                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall       188650                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      3644682                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall      5225432                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall       774379                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall    192498551                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       290712                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         41024                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total     246268368                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10198174                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        22624                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall        13152                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      4981091                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         4064                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall        24776                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall     13212824                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        26408                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid        15560                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         2307                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute      7336772                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady      8125699                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       380912                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall       183641                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      3643832                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall      4811753                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall       764811                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall    191817736                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       427312                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       274920                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total    246268368                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          231                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          231                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          231                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          231                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           18                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           18                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           18                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      1334000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      1334000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      1334000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      1334000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          249                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          249                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          249                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          249                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.072289                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.072289                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.072289                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.072289                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 74111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 74111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 74111.111111                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 74111.111111                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           18                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           18                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      1316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      1316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      1316000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      1316000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.072289                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.072289                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.072289                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.072289                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 73111.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           18                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          231                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          231                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           18                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           18                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      1334000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      1334000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          249                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          249                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.072289                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.072289                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 74111.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 74111.111111                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           18                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           18                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      1316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      1316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.072289                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.072289                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 73111.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 73111.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          445                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           34                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs    13.088235                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          516                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          516                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       53854                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   54540                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  191                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1210                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  31228                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  434                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   7376                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             219075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             17.009809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            95.968034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 207581     94.75%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  117      0.05%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   25      0.01%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   11      0.01%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   10      0.00%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   34      0.02%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   27      0.01%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   30      0.01%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  164      0.07%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  216      0.10%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1617      0.74%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2708      1.24%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                217      0.10%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                362      0.17%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                365      0.17%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                185      0.08%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1028      0.47%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                486      0.22%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 88      0.04%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 24      0.01%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 23      0.01%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      0.01%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 55      0.03%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 64      0.03%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 82      0.04%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                162      0.07%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 92      0.04%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                105      0.05%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                137      0.06%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 46      0.02%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2987      1.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               219075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                    253049                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    4969                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                258018                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7495104                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 136246                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7631350                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7748153                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      141215                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   7889368                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    143702                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      83                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                143785                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        143702                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          83                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    143785                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5527                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   709389                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                16393802                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    998431                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              12676397                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10232471                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  6747                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  31247                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 268089                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               12221962                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1630439                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18744499                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18659554                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         6                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1474458                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   156059                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5888648                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         40844198                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20426662                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9999996                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000216                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 201959                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    201959                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                201959                       # number of overall hits (Count)
system.l2.overallHits::total                   201959                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         6147                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  128                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               682456                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  688749                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         6147                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           18                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 128                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              682456                       # number of overall misses (Count)
system.l2.overallMisses::total                 688749                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    456313388                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      1289000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         8475500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     51580261383                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        52046339271                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    456313388                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      1289000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        8475500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    51580261383                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       52046339271                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         6147                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                128                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             884415                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                890708                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         6147                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               128                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            884415                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               890708                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.771647                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.773260                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.771647                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.773260                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 74233.510330                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 71611.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66214.843750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75580.347133                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75566.482523                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 74233.510330                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 71611.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66214.843750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75580.347133                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75566.482523                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               680067                       # number of writebacks (Count)
system.l2.writebacks::total                    680067                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         6146                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              128                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           682456                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              688748                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         6146                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           18                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             128                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          682456                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             688748                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    443972888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      1253000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      8219500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  50215355383                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    50668800771                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    443972888                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      1253000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      8219500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  50215355383                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   50668800771                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999837                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.771647                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.773259                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999837                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.771647                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.773259                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 72237.697364                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 69611.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64214.843750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73580.355925                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73566.530532                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 72237.697364                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 69611.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64214.843750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73580.355925                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73566.530532                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         680067                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         9103                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           9103                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          37632                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             37632                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2101                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2101                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        39733                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         39733                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.052878                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.052878                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2101                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2101                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     86013318                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     86013318                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.052878                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.052878                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 40939.227987                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 40939.227987                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           128                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              128                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      8475500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      8475500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          128                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            128                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66214.843750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66214.843750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          128                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          128                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      8219500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      8219500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64214.843750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64214.843750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             201753                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                201753                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           676772                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              676772                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  51156803883                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    51156803883                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         878525                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            878525                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.770350                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.770350                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 75589.421375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 75589.421375                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       676772                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          676772                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  49803265883                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  49803265883                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.770350                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.770350                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 73589.430241                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73589.430241                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            206                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               206                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         6147                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         5684                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11849                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    456313388                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      1289000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    423457500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    881059888                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         6147                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5890                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         12055                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.965025                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.982912                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 74233.510330                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 71611.111111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 74499.912034                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 74357.320280                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         6146                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           18                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         5684                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11848                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    443972888                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      1253000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    412089500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    857315388                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999837                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.965025                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.982829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 72237.697364                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 69611.111111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72499.912034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72359.502701                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       919660                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           919660                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       919660                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       919660                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16345.582806                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1175633                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     936042                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.255962                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16345.582806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.997655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  474                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 4251                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                11659                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   15793292                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  15793292                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    680067.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      6146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    667532.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000086580492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39665                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39665                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1714674                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             642420                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      688747                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     680067                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    688747                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   680067                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  14923                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                688747                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               680067                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  165842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  208717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  204574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   94494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   8263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  14989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  25324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  47867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  51912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  52885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  48218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  54757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  61687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  48728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  50043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  43091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  40755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  40561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  40109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  40030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39665                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.987747                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     15.147477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-7            1740      4.39%      4.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15           1072      2.70%      7.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23         35831     90.33%     97.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31           309      0.78%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39            91      0.23%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47            88      0.22%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55            51      0.13%     98.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63            44      0.11%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71            49      0.12%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79            75      0.19%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87            54      0.14%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95            18      0.05%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103           29      0.07%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111           25      0.06%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119            9      0.02%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127           23      0.06%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-135           21      0.05%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143           39      0.10%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151           20      0.05%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159           14      0.04%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            2      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183            2      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199            2      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::216-223            2      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::248-255            1      0.00%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-263            4      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-279            1      0.00%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::280-287            6      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-295            9      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-311            2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::312-319            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-327            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::328-335            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-375            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-391           15      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::392-399            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39665                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39665                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.145040                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.633342                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.008705                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         37195     93.77%     93.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           725      1.83%     95.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           260      0.66%     96.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23           191      0.48%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            87      0.22%     96.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            76      0.19%     97.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            62      0.16%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            58      0.15%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33           129      0.33%     97.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35            64      0.16%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37            43      0.11%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39            68      0.17%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41            60      0.15%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43            64      0.16%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            52      0.13%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47            36      0.09%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49            42      0.11%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51            45      0.11%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53            34      0.09%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55            40      0.10%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57            30      0.08%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59            12      0.03%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61            31      0.08%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63            24      0.06%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            19      0.05%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67            25      0.06%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69            14      0.04%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71            13      0.03%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73            13      0.03%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75             8      0.02%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77            20      0.05%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79            13      0.03%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81            10      0.03%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83             4      0.01%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-85             9      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::86-87             5      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-89             8      0.02%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::90-91             8      0.02%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-93             4      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95             6      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97             5      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-101            5      0.01%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103            6      0.02%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105            8      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107            2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109            7      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111            3      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-113            2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-117            3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-129            2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::130-131            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-137            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::152-153            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::154-155            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::188-189            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::194-195            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::202-203            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::210-211            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39665                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  955072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                44079808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             43524288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2863264773.28128433                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2827180204.88086796                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15395032500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      11246.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       393344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         8192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     42722048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     43523712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 25550202.464165758342                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 74829.750139112206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 532122.667655909085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2775069598.325658321381                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2827142790.005798339844                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         6146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       682455                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       680067                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    236464982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       661702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4079872                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  26790911306                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 896819065930                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38474.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     36761.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31874.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39256.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1318721.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       393344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         8192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     43677120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       44079808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         8192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         8192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     43524288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     43524288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         6146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       682455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          688747                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       680067                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         680067                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     25550202                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        74830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         532123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2837107618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2863264773                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       532123                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        532123                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2827180205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2827180205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2827180205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     25550202                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        74830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        532123                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2837107618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       5690444978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               673824                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              680058                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        15942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        16768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        22759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        21294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        21911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        25057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        21257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        23833                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        22518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        25033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        20664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        20448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        18643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        24938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        23629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        21220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        21993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        19844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        21120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        19848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        21298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        19947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        19213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        23572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        20671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        21104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        22379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        19171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        18617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        18343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        16864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        17690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        20166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        22095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        22318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        20801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        25002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        21183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        23990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        22505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        25069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        21239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        20642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        18731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        25231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        23807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        21877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        23153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        21382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        20542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        22208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        19792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        18974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        23013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        20303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        18974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        22861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        21542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        19179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        17997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             15245588454                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2245181568                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        27032117862                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22625.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40117.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              622277                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             625100                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       106520                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   813.459707                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   648.104769                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   347.269653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8769      8.23%      8.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5997      5.63%     13.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3968      3.73%     17.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3505      3.29%     20.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         4102      3.85%     24.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2563      2.41%     27.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2482      2.33%     29.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2747      2.58%     32.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        72387     67.96%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       106520                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              43124736                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           43523712                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2801.226753                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2827.142790                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   29.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               14.58                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              14.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    166394775.456000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    221236306.065600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1437950429.663998                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1295925662.303998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2738891568.974373                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 12334277350.785582                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 572636581.708796                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18767312674.958405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1219.056700                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    786897464                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    691950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13916099036                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    165767906.304000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    220431915.950399                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   1396366781.779208                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1260069610.464001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2738891568.974373                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 12435621688.828791                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 494767485.811196                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  18711916958.111996                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1215.458395                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    670320558                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    691950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14032675942                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11976                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        680067                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9103                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             676771                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            676769                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           11976                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2101                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2068763                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2068763                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2068763                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     87603968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     87603968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 87603968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             690848                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   690848    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               690848                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4242301278                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3665744130                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1380027                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       690720                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              12183                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1599727                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            10649                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            878525                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           878521                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            128                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         12055                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         39733                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        39733                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          256                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2772436                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           54                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        18441                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2791187                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    115460544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       393408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               115863296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          680067                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  43524288                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1622216                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000951                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.030816                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1620674     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1542      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1622216                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1434433558                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            128000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         904277500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             18000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           6147998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1905230                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       963077                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15394946500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
