#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0033BBD0 .scope module, "RAM1x4" "RAM1x4" 2 17;
 .timescale 0 0;
v00362250_0 .net "addr", 0 0, C4<z>; 0 drivers
v003622A8_0 .net "clear", 0 0, C4<z>; 0 drivers
v00362300_0 .net "clk", 0 0, C4<z>; 0 drivers
v00362358_0 .net "in", 3 0, C4<zzzz>; 0 drivers
RS_0033C21C .resolv tri, L_00362460, L_00362510, L_003625C0, L_00362670;
v003623B0_0 .net8 "out", 3 0, RS_0033C21C; 4 drivers
v00362408_0 .net "rw", 0 0, C4<z>; 0 drivers
L_00362460 .part/pv L_00337520, 0, 1, 4;
L_003624B8 .part C4<zzzz>, 0, 1;
L_00362510 .part/pv L_00337718, 1, 1, 4;
L_00362568 .part C4<zzzz>, 1, 1;
L_003625C0 .part/pv L_003378A0, 2, 1, 4;
L_00362618 .part C4<zzzz>, 2, 1;
L_00362670 .part/pv L_003379B8, 3, 1, 4;
L_003626C8 .part C4<zzzz>, 3, 1;
S_0035FFE8 .scope module, "R1" "RAM1x1" 2 18, 2 10, S_0033BBD0;
 .timescale 0 0;
L_003375C8 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_00337520 .functor AND 1, v0035FE58_0, C4<z>, C4<1>, C4<1>;
v0035FF08_0 .alias "addr", 0 0, v00362250_0;
v0035FF60_0 .alias "clear", 0 0, v003622A8_0;
v00361FE8_0 .alias "clk", 0 0, v00362300_0;
v00362040_0 .net "in", 0 0, L_003624B8; 1 drivers
v00362098_0 .net "out", 0 0, L_00337520; 1 drivers
v003620F0_0 .alias "rw", 0 0, v00362408_0;
v00362148_0 .net "s0", 0 0, L_003375C8; 1 drivers
v003621A0_0 .net "s1", 0 0, v0035FE58_0; 1 drivers
v003621F8_0 .net "s2", 0 0, v0035FEB0_0; 1 drivers
S_00360070 .scope module, "JK" "jkff" 2 13, 3 8, S_0035FFE8;
 .timescale 0 0;
v0035FCF8_0 .alias "clear", 0 0, v003622A8_0;
v0035FD50_0 .alias "clk", 0 0, v00362148_0;
v0035FDA8_0 .alias "j", 0 0, v00362040_0;
v0035FE00_0 .alias "k", 0 0, v00362040_0;
v0035FE58_0 .var "q", 0 0;
v0035FEB0_0 .var "qnot", 0 0;
E_00328B00 .event posedge, v0035FD50_0;
S_0033BCE0 .scope module, "R2" "RAM1x1" 2 19, 2 10, S_0033BBD0;
 .timescale 0 0;
L_003376A8 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_00337718 .functor AND 1, v0035F930_0, C4<z>, C4<1>, C4<1>;
v0035F9E0_0 .alias "addr", 0 0, v00362250_0;
v0035FA38_0 .alias "clear", 0 0, v003622A8_0;
v0035FA90_0 .alias "clk", 0 0, v00362300_0;
v0035FAE8_0 .net "in", 0 0, L_00362568; 1 drivers
v0035FB40_0 .net "out", 0 0, L_00337718; 1 drivers
v0035FB98_0 .alias "rw", 0 0, v00362408_0;
v0035FBF0_0 .net "s0", 0 0, L_003376A8; 1 drivers
v0035FC48_0 .net "s1", 0 0, v0035F930_0; 1 drivers
v0035FCA0_0 .net "s2", 0 0, v0035F988_0; 1 drivers
S_0033BA38 .scope module, "JK" "jkff" 2 13, 3 8, S_0033BCE0;
 .timescale 0 0;
v0035F7D0_0 .alias "clear", 0 0, v003622A8_0;
v0035F828_0 .alias "clk", 0 0, v0035FBF0_0;
v0035F880_0 .alias "j", 0 0, v0035FAE8_0;
v0035F8D8_0 .alias "k", 0 0, v0035FAE8_0;
v0035F930_0 .var "q", 0 0;
v0035F988_0 .var "qnot", 0 0;
E_003289C0 .event posedge, v0035F828_0;
S_0033BDF0 .scope module, "R3" "RAM1x1" 2 20, 2 10, S_0033BBD0;
 .timescale 0 0;
L_00337830 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_003378A0 .functor AND 1, v0035F408_0, C4<z>, C4<1>, C4<1>;
v0035F4B8_0 .alias "addr", 0 0, v00362250_0;
v0035F510_0 .alias "clear", 0 0, v003622A8_0;
v0035F568_0 .alias "clk", 0 0, v00362300_0;
v0035F5C0_0 .net "in", 0 0, L_00362618; 1 drivers
v0035F618_0 .net "out", 0 0, L_003378A0; 1 drivers
v0035F670_0 .alias "rw", 0 0, v00362408_0;
v0035F6C8_0 .net "s0", 0 0, L_00337830; 1 drivers
v0035F720_0 .net "s1", 0 0, v0035F408_0; 1 drivers
v0035F778_0 .net "s2", 0 0, v0035F460_0; 1 drivers
S_0033BD68 .scope module, "JK" "jkff" 2 13, 3 8, S_0033BDF0;
 .timescale 0 0;
v0035F2A8_0 .alias "clear", 0 0, v003622A8_0;
v0035F300_0 .alias "clk", 0 0, v0035F6C8_0;
v0035F358_0 .alias "j", 0 0, v0035F5C0_0;
v0035F3B0_0 .alias "k", 0 0, v0035F5C0_0;
v0035F408_0 .var "q", 0 0;
v0035F460_0 .var "qnot", 0 0;
E_002C9F18 .event posedge, v0035F300_0;
S_0033BB48 .scope module, "R4" "RAM1x1" 2 21, 2 10, S_0033BBD0;
 .timescale 0 0;
L_00337948 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_003379B8 .functor AND 1, v002CDC70_0, C4<z>, C4<1>, C4<1>;
v002CD5F8_0 .alias "addr", 0 0, v00362250_0;
v0035EFE8_0 .alias "clear", 0 0, v003622A8_0;
v0035F040_0 .alias "clk", 0 0, v00362300_0;
v0035F098_0 .net "in", 0 0, L_003626C8; 1 drivers
v0035F0F0_0 .net "out", 0 0, L_003379B8; 1 drivers
v0035F148_0 .alias "rw", 0 0, v00362408_0;
v0035F1A0_0 .net "s0", 0 0, L_00337948; 1 drivers
v0035F1F8_0 .net "s1", 0 0, v002CDC70_0; 1 drivers
v0035F250_0 .net "s2", 0 0, v002CDCC8_0; 1 drivers
S_0033BAC0 .scope module, "JK" "jkff" 2 13, 3 8, S_0033BB48;
 .timescale 0 0;
v002C2BC8_0 .alias "clear", 0 0, v003622A8_0;
v002C2C20_0 .alias "clk", 0 0, v0035F1A0_0;
v002C2C78_0 .alias "j", 0 0, v0035F098_0;
v002CDC18_0 .alias "k", 0 0, v0035F098_0;
v002CDC70_0 .var "q", 0 0;
v002CDCC8_0 .var "qnot", 0 0;
E_002CA1F8 .event posedge, v002C2C20_0;
    .scope S_00360070;
T_0 ;
    %set/v v0035FE58_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00360070;
T_1 ;
    %set/v v0035FEB0_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_00360070;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0035FCF8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FE58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FEB0_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_00360070;
T_3 ;
    %wait E_00328B00;
    %load/v 8, v0035FDA8_0, 1;
    %load/v 9, v0035FE00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FE58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FEB0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0035FDA8_0, 1;
    %inv 8, 1;
    %load/v 9, v0035FE00_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0035FCF8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FE58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FEB0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0035FDA8_0, 1;
    %load/v 9, v0035FE00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0035FE58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FE58_0, 0, 8;
    %load/v 8, v0035FEB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035FEB0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0033BA38;
T_4 ;
    %set/v v0035F930_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0033BA38;
T_5 ;
    %set/v v0035F988_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0033BA38;
T_6 ;
    %delay 5, 0;
    %load/v 8, v0035F7D0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F988_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_0033BA38;
T_7 ;
    %wait E_003289C0;
    %load/v 8, v0035F880_0, 1;
    %load/v 9, v0035F8D8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F930_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F988_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0035F880_0, 1;
    %inv 8, 1;
    %load/v 9, v0035F8D8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0035F7D0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F930_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F988_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0035F880_0, 1;
    %load/v 9, v0035F8D8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0035F930_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F930_0, 0, 8;
    %load/v 8, v0035F988_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F988_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0033BD68;
T_8 ;
    %set/v v0035F408_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0033BD68;
T_9 ;
    %set/v v0035F460_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_0033BD68;
T_10 ;
    %delay 5, 0;
    %load/v 8, v0035F2A8_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F408_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F460_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_0033BD68;
T_11 ;
    %wait E_002C9F18;
    %load/v 8, v0035F358_0, 1;
    %load/v 9, v0035F3B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F408_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F460_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0035F358_0, 1;
    %inv 8, 1;
    %load/v 9, v0035F3B0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0035F2A8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F408_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F460_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0035F358_0, 1;
    %load/v 9, v0035F3B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0035F408_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F408_0, 0, 8;
    %load/v 8, v0035F460_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0035F460_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0033BAC0;
T_12 ;
    %set/v v002CDC70_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0033BAC0;
T_13 ;
    %set/v v002CDCC8_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_0033BAC0;
T_14 ;
    %delay 5, 0;
    %load/v 8, v002C2BC8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDC70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDCC8_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_0033BAC0;
T_15 ;
    %wait E_002CA1F8;
    %load/v 8, v002C2C78_0, 1;
    %load/v 9, v002CDC18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDC70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDCC8_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v002C2C78_0, 1;
    %inv 8, 1;
    %load/v 9, v002CDC18_0, 1;
    %and 8, 9, 1;
    %load/v 9, v002C2BC8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDC70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDCC8_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v002C2C78_0, 1;
    %load/v 9, v002CDC18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v002CDC70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDC70_0, 0, 8;
    %load/v 8, v002CDCC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002CDCC8_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram1x4.v";
    "./jkff.v";
