INFO: [VRFC 10-163] Analyzing VHDL file "F:/VHDL/code/SISOreg_jk/SISOreg_jk.srcs/sources_1/new/SISOreg_jk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SISOreg_jk'
