digraph "CFG for '_Z34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_' function" {
	label="CFG for '_Z34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_' function";

	Node0x6132540 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = icmp ult i32 %7, 243\l  br i1 %9, label %10, label %31\l|{<s0>T|<s1>F}}"];
	Node0x6132540:s0 -> Node0x6131c40;
	Node0x6132540:s1 -> Node0x6133e00;
	Node0x6131c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%10:\l10:                                               \l  %11 = mul i32 %8, 243\l  %12 = add i32 %11, %7\l  %13 = sext i32 %6 to i64\l  %14 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %13\l  %15 = load i32, i32 addrspace(1)* %14, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %16 = sitofp i32 %15 to float\l  %17 = sext i32 %12 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %20 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %13\l  %21 = load i32, i32 addrspace(1)* %20, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %22 = sitofp i32 %21 to float\l  %23 = fmul contract float %19, %22\l  %24 = tail call float @llvm.floor.f32(float %23)\l  %25 = fadd contract float %24, %16\l  %26 = fptosi float %25 to i32\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds float, float addrspace(1)* %0, i64 %27\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %30 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %7\l  store float %29, float addrspace(3)* %30, align 4, !tbaa !10\l  br label %31\l}"];
	Node0x6131c40 -> Node0x6133e00;
	Node0x6133e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %32 = mul nuw nsw i32 %7, 3\l  %33 = icmp ult i32 %7, 81\l  br i1 %33, label %34, label %47\l|{<s0>T|<s1>F}}"];
	Node0x6133e00:s0 -> Node0x6134630;
	Node0x6133e00:s1 -> Node0x6136a60;
	Node0x6134630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%34:\l34:                                               \l  %35 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %32\l  %36 = load float, float addrspace(3)* %35, align 4, !tbaa !10\l  %37 = add nuw nsw i32 %32, 1\l  %38 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %37\l  %39 = load float, float addrspace(3)* %38, align 4, !tbaa !10\l  %40 = add nuw nsw i32 %32, 2\l  %41 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %40\l  %42 = load float, float addrspace(3)* %41, align 4, !tbaa !10\l  %43 = tail call float @llvm.minnum.f32(float %36, float %39)\l  %44 = tail call float @llvm.maxnum.f32(float %36, float %39)\l  %45 = tail call float @llvm.maxnum.f32(float %43, float %42)\l  %46 = tail call float @llvm.minnum.f32(float %44, float %45)\l  store float %46, float addrspace(3)* %35, align 4, !tbaa !10\l  br label %47\l}"];
	Node0x6134630 -> Node0x6136a60;
	Node0x6136a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %48 = mul nuw nsw i32 %7, 9\l  %49 = icmp ult i32 %7, 27\l  br i1 %49, label %50, label %63\l|{<s0>T|<s1>F}}"];
	Node0x6136a60:s0 -> Node0x6137b40;
	Node0x6136a60:s1 -> Node0x6137b90;
	Node0x6137b40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%50:\l50:                                               \l  %51 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %48\l  %52 = load float, float addrspace(3)* %51, align 4, !tbaa !10\l  %53 = add nuw nsw i32 %48, 3\l  %54 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %53\l  %55 = load float, float addrspace(3)* %54, align 4, !tbaa !10\l  %56 = add nuw nsw i32 %48, 6\l  %57 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %56\l  %58 = load float, float addrspace(3)* %57, align 4, !tbaa !10\l  %59 = tail call float @llvm.minnum.f32(float %52, float %55)\l  %60 = tail call float @llvm.maxnum.f32(float %52, float %55)\l  %61 = tail call float @llvm.maxnum.f32(float %59, float %58)\l  %62 = tail call float @llvm.minnum.f32(float %60, float %61)\l  store float %62, float addrspace(3)* %51, align 4, !tbaa !10\l  br label %63\l}"];
	Node0x6137b40 -> Node0x6137b90;
	Node0x6137b90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = mul nuw nsw i32 %7, 27\l  %65 = icmp ult i32 %7, 9\l  br i1 %65, label %66, label %79\l|{<s0>T|<s1>F}}"];
	Node0x6137b90:s0 -> Node0x61368e0;
	Node0x6137b90:s1 -> Node0x6136930;
	Node0x61368e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%66:\l66:                                               \l  %67 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %64\l  %68 = load float, float addrspace(3)* %67, align 4, !tbaa !10\l  %69 = add nuw nsw i32 %64, 9\l  %70 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %69\l  %71 = load float, float addrspace(3)* %70, align 4, !tbaa !10\l  %72 = add nuw nsw i32 %64, 18\l  %73 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %72\l  %74 = load float, float addrspace(3)* %73, align 4, !tbaa !10\l  %75 = tail call float @llvm.minnum.f32(float %68, float %71)\l  %76 = tail call float @llvm.maxnum.f32(float %68, float %71)\l  %77 = tail call float @llvm.maxnum.f32(float %75, float %74)\l  %78 = tail call float @llvm.minnum.f32(float %76, float %77)\l  store float %78, float addrspace(3)* %67, align 4, !tbaa !10\l  br label %79\l}"];
	Node0x61368e0 -> Node0x6136930;
	Node0x6136930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %80 = mul nuw nsw i32 %7, 81\l  %81 = icmp ult i32 %7, 3\l  br i1 %81, label %82, label %95\l|{<s0>T|<s1>F}}"];
	Node0x6136930:s0 -> Node0x6139a10;
	Node0x6136930:s1 -> Node0x6139a60;
	Node0x6139a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%82:\l82:                                               \l  %83 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %80\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !10\l  %85 = add nuw nsw i32 %80, 27\l  %86 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %85\l  %87 = load float, float addrspace(3)* %86, align 4, !tbaa !10\l  %88 = add nuw nsw i32 %80, 54\l  %89 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %88\l  %90 = load float, float addrspace(3)* %89, align 4, !tbaa !10\l  %91 = tail call float @llvm.minnum.f32(float %84, float %87)\l  %92 = tail call float @llvm.maxnum.f32(float %84, float %87)\l  %93 = tail call float @llvm.maxnum.f32(float %91, float %90)\l  %94 = tail call float @llvm.minnum.f32(float %92, float %93)\l  store float %94, float addrspace(3)* %83, align 4, !tbaa !10\l  br label %95\l}"];
	Node0x6139a10 -> Node0x6139a60;
	Node0x6139a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%95:\l95:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %96 = mul nuw nsw i32 %7, 243\l  %97 = icmp eq i32 %7, 0\l  br i1 %97, label %98, label %111\l|{<s0>T|<s1>F}}"];
	Node0x6139a60:s0 -> Node0x613a810;
	Node0x6139a60:s1 -> Node0x613a860;
	Node0x613a810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%98:\l98:                                               \l  %99 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %96\l  %100 = load float, float addrspace(3)* %99, align 4, !tbaa !10\l  %101 = add nuw nsw i32 %96, 81\l  %102 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %101\l  %103 = load float, float addrspace(3)* %102, align 4, !tbaa !10\l  %104 = add nuw nsw i32 %96, 162\l  %105 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 %104\l  %106 = load float, float addrspace(3)* %105, align 4, !tbaa !10\l  %107 = tail call float @llvm.minnum.f32(float %100, float %103)\l  %108 = tail call float @llvm.maxnum.f32(float %100, float %103)\l  %109 = tail call float @llvm.maxnum.f32(float %107, float %106)\l  %110 = tail call float @llvm.minnum.f32(float %108, float %109)\l  store float %110, float addrspace(3)* %99, align 4, !tbaa !10\l  br label %111\l}"];
	Node0x613a810 -> Node0x613a860;
	Node0x613a860 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%111:\l111:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %112 = icmp eq i32 %7, 0\l  br i1 %112, label %113, label %132\l|{<s0>T|<s1>F}}"];
	Node0x613a860:s0 -> Node0x613b580;
	Node0x613a860:s1 -> Node0x613b5d0;
	Node0x613b580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%113:\l113:                                              \l  %114 = load float, float addrspace(3)* getelementptr inbounds ([256 x\l... float], [256 x float] addrspace(3)*\l... @_ZZ34multiple_median_reduce_shuffle_gpuPKfPfS0_PKiS3_E4DATA, i32 0, i32 0),\l... align 16, !tbaa !10\l  %115 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %116 = getelementptr inbounds i8, i8 addrspace(4)* %115, i64 12\l  %117 = bitcast i8 addrspace(4)* %116 to i32 addrspace(4)*\l  %118 = load i32, i32 addrspace(4)* %117, align 4, !tbaa !12\l  %119 = getelementptr i8, i8 addrspace(4)* %115, i64 4\l  %120 = bitcast i8 addrspace(4)* %119 to i16 addrspace(4)*\l  %121 = load i16, i16 addrspace(4)* %120, align 4, !range !21,\l... !invariant.load !9\l  %122 = zext i16 %121 to i32\l  %123 = udiv i32 %118, %122\l  %124 = mul i32 %123, %122\l  %125 = icmp ugt i32 %118, %124\l  %126 = zext i1 %125 to i32\l  %127 = add i32 %123, %126\l  %128 = mul i32 %127, %6\l  %129 = add i32 %128, %8\l  %130 = zext i32 %129 to i64\l  %131 = getelementptr inbounds float, float addrspace(1)* %1, i64 %130\l  store float %114, float addrspace(1)* %131, align 4, !tbaa !10\l  br label %132\l}"];
	Node0x613b580 -> Node0x613b5d0;
	Node0x613b5d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%132:\l132:                                              \l  ret void\l}"];
}
