Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 15 09:16:08 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.070        0.000                      0                  827        0.108        0.000                      0                  827        4.500        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.070        0.000                      0                  827        0.108        0.000                      0                  827        4.500        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.056ns (20.000%)  route 4.224ns (80.000%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.361     4.730    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.854 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_11/O
                         net (fo=4, routed)           1.399     6.253    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_11_n_1
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.084ns (21.475%)  route 3.964ns (78.525%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.351     4.720    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.152     4.872 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_14/O
                         net (fo=4, routed)           1.149     6.021    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_14_n_1
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.790    10.099    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.082ns (21.489%)  route 3.953ns (78.511%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.361     4.730    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.150     4.880 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_13/O
                         net (fo=4, routed)           1.128     6.008    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_13_n_1
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.770    10.119    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.082ns (21.630%)  route 3.920ns (78.370%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.339     4.707    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.857 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2/O
                         net (fo=4, routed)           1.118     5.975    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2_n_1
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.790    10.099    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.082ns (21.737%)  route 3.896ns (78.263%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.361     4.730    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.150     4.880 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_13/O
                         net (fo=4, routed)           1.070     5.951    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_13_n_1
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.770    10.119    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.082ns (21.890%)  route 3.861ns (78.110%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.339     4.707    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.857 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2/O
                         net (fo=4, routed)           1.059     5.916    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2_n_1
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.790    10.099    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.082ns (21.890%)  route 3.861ns (78.110%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.339     4.707    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.150     4.857 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2/O
                         net (fo=4, routed)           1.059     5.916    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_2_n_1
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y11         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.790    10.099    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_3
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/j_0_reg_169_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.671ns (33.165%)  route 3.367ns (66.835%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y63         FDRE                                         r  bd_0_i/hls_inst/U0/j_0_reg_169_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/j_0_reg_169_reg[7]/Q
                         net (fo=8, routed)           1.008     2.459    bd_0_i/hls_inst/U0/j_0_reg_169[7]
    SLICE_X40Y64         LUT4 (Prop_lut4_I1_O)        0.301     2.760 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_88/O
                         net (fo=1, routed)           0.000     2.760    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_88_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.161 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_67/CO[3]
                         net (fo=1, routed)           0.000     3.161    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_67_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.275 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     3.275    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_49_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.389 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.389    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_31_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_17/CO[3]
                         net (fo=3, routed)           1.519     5.023    bd_0_i/hls_inst/U0/icmp_ln25_3_fu_265_p2
    SLICE_X35Y66         LUT5 (Prop_lut5_I4_O)        0.149     5.172 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_1/O
                         net (fo=4, routed)           0.840     6.011    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_1_n_1
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y12         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    10.238    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_2
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.056ns (20.781%)  route 4.026ns (79.220%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.361     4.730    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.854 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_11/O
                         net (fo=4, routed)           1.201     6.055    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_11_n_1
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y13         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.080ns (22.162%)  route 3.793ns (77.838%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y63         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=3, routed)           0.646     2.075    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_1_[0]
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.150     2.225 f  bd_0_i/hls_inst/U0/start_x_read_reg_359[31]_i_1/O
                         net (fo=131, routed)         0.817     3.043    bd_0_i/hls_inst/U0/ap_NS_fsm12_out
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.326     3.369 f  bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1/O
                         net (fo=28, routed)          1.341     4.709    bd_0_i/hls_inst/U0/pixel_1_fu_86[0]_i_1_n_1
    SLICE_X30Y61         LUT2 (Prop_lut2_I1_O)        0.148     4.857 r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_5/O
                         net (fo=4, routed)           0.989     5.846    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0_i_5_n_1
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    RAMB36_X2Y14         RAMB36E1                                     r  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.770    10.119    bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  4.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=4, routed)           0.065     0.616    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/p_0_in
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.045     0.661 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.694 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.102     0.653    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]_2
    SLICE_X46Y66         LUT5 (Prop_lut5_I0_O)        0.045     0.698 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.698    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X46Y66         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_reg_377_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/Q
                         net (fo=13, routed)          0.111     0.663    bd_0_i/hls_inst/U0/i_0_reg_158_reg_n_1_[0]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.048     0.711 r  bd_0_i/hls_inst/U0/i_reg_377[1]_i_1/O
                         net (fo=1, routed)           0.000     0.711    bd_0_i/hls_inst/U0/i_fu_207_p2[1]
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_377_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_377_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/i_reg_377_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X45Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.082     0.633    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.678 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.678    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X45Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.083     0.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.679 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.679    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X44Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_reg_377_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/U0/i_0_reg_158_reg[0]/Q
                         net (fo=13, routed)          0.111     0.663    bd_0_i/hls_inst/U0/i_0_reg_158_reg_n_1_[0]
    SLICE_X32Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.708 r  bd_0_i/hls_inst/U0/i_reg_377[0]_i_1/O
                         net (fo=1, routed)           0.000     0.708    bd_0_i/hls_inst/U0/i_fu_207_p2[0]
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_377_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_377_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/i_reg_377_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_reg_377_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_0_reg_158_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_377_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/i_reg_377_reg[7]/Q
                         net (fo=1, routed)           0.115     0.666    bd_0_i/hls_inst/U0/i_reg_377[7]
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_158_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y65         FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_158_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/U0/i_0_reg_158_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.071     0.645    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.690 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.690    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.824%)  route 0.074ns (26.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X46Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.074     0.648    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I2_O)        0.045     0.693 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.693    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X47Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  bd_0_i/hls_inst/U0/pixel_1_fu_86_reg_rep_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y64  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y67  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y64  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y65  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y66  bd_0_i/hls_inst/U0/add_ln25_1_reg_369_reg[13]/C



