// Seed: 1320669466
module module_0;
  logic id_0, id_1 = 1'b0;
  always begin : id_2
    id_1 = id_0;
  end
  type_5 id_3 (
      1 < 1,
      1,
      1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  input id_11;
  inout id_10;
  inout id_9;
  input id_8;
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  type_15(
      .id_0(1),
      .id_1(1'b0 ? 1 ? 1 : id_7 : id_7),
      .id_2(id_10),
      .id_3(id_9),
      .id_4(1'd0),
      .id_5(id_3),
      .id_6(id_4[1])
  );
  logic id_13 = 1, id_14;
  always id_3 <= #1 1;
  assign id_2 = id_2;
endmodule
