INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sources_1/ip/full_adder_1/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sources_1/ip/full_adder_1/sim/full_adder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sim_1/new/adder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_sim
