library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity op_or_32 is 
	port(
		A : in std_logic_vector(31 downto 0);
		B : in std_logic_vector(31 downto 0);
		C : out std_logic_vector(31 downto 0)
	);
end entity;

architecture behavior of op_or_32 is

begin
	process (A, B)
		variable temp : signed(31 downto 0);
	begin
		temp := signed(A)
		C <= std_logic_vector(A srl to_integer(B))
	end process;
end architecture;