{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "%pylab is deprecated, use %matplotlib inline and import the required libraries.\n",
      "Populating the interactive namespace from numpy and matplotlib\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/Users/Daniel/qick/.qick_venv/lib/python3.9/site-packages/IPython/core/magics/pylab.py:162: UserWarning: pylab import has clobbered these variables: ['time']\n",
      "`%matplotlib` prevents importing * from pylab and numpy\n",
      "  warn(\"pylab import has clobbered these variables: %s\"  % clobbered +\n"
     ]
    }
   ],
   "source": [
    "from qick import *\n",
    "from pickle_parser import *\n",
    "%pylab inline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "QICK configuration:\n",
      "\n",
      "\tBoard: RFSoC4x2\n",
      "\n",
      "\tSoftware version: 0.2.267\n",
      "\tFirmware timestamp: Wed Sep  6 18:49:29 2023\n",
      "\n",
      "\tGlobal clocks (MHz): tProcessor 409.600, RF reference 491.520\n",
      "\n",
      "\t2 signal generator channels:\n",
      "\t0:\taxis_signal_gen_v6 - envelope memory 65536 samples (6.667 us)\n",
      "\t\tfs=9830.400 MHz, fabric=614.400 MHz, 32-bit DDS, range=9830.400 MHz\n",
      "\t\tDAC tile 0, blk 0 is DAC_B\n",
      "\t1:\taxis_signal_gen_v6 - envelope memory 65536 samples (6.667 us)\n",
      "\t\tfs=9830.400 MHz, fabric=614.400 MHz, 32-bit DDS, range=9830.400 MHz\n",
      "\t\tDAC tile 2, blk 0 is DAC_A\n",
      "\n",
      "\t2 readout channels:\n",
      "\t0:\taxis_readout_v2 - configured by PYNQ\n",
      "\t\tfs=4423.680 MHz, decimated=552.960 MHz, 32-bit DDS, range=4423.680 MHz\n",
      "\t\tmaxlen 16384 accumulated, 1024 decimated (1.852 us)\n",
      "\t\ttriggered by output 7, pin 14, feedback to tProc input 0\n",
      "\t\tADC tile 0, blk 0 is ADC_D\n",
      "\t1:\taxis_readout_v2 - configured by PYNQ\n",
      "\t\tfs=4423.680 MHz, decimated=552.960 MHz, 32-bit DDS, range=4423.680 MHz\n",
      "\t\tmaxlen 16384 accumulated, 1024 decimated (1.852 us)\n",
      "\t\ttriggered by output 7, pin 15, feedback to tProc input 1\n",
      "\t\tADC tile 0, blk 1 is ADC_C\n",
      "\n",
      "\t8 digital output pins:\n",
      "\t0:\tPMOD0_0\n",
      "\t1:\tPMOD0_1\n",
      "\t2:\tPMOD0_2\n",
      "\t3:\tPMOD0_3\n",
      "\t4:\tPMOD0_4\n",
      "\t5:\tPMOD0_5\n",
      "\t6:\tPMOD0_6\n",
      "\t7:\tPMOD0_7\n",
      "\n",
      "\ttProc axis_tproc64x32_x8 (\"v1\") rev 4: program memory 1024 words, data memory 1024 words\n",
      "\t\texternal start pin: PMOD1_0\n",
      "\n",
      "\tDDR4 memory buffer: 1073741824 samples (1.942 sec), 256 samples/transfer\n",
      "\t\twired to readouts [0, 1]\n",
      "\n",
      "\tMR buffer: 8192 samples (1.852 us), wired to readouts [0, 1]\n"
     ]
    }
   ],
   "source": [
    "# Pyro to communicate with board\n",
    "import Pyro4\n",
    "from qick import QickConfig\n",
    "Pyro4.config.SERIALIZER = \"pickle\"\n",
    "Pyro4.config.PICKLE_PROTOCOL_VERSION=4\n",
    "\n",
    "# Static IP proxy\n",
    "ns_host = \"192.168.2.99\"\n",
    "ns_port = 8888\n",
    "proxy_name = \"myqick\"\n",
    "\n",
    "# QICK object\n",
    "ns = Pyro4.locateNS(host=ns_host, port=ns_port)\n",
    "soc = Pyro4.Proxy(ns.lookup(proxy_name))\n",
    "soccfg = QickConfig(soc.get_cfg())\n",
    "print(soccfg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Import dictionary of sequences from pickle file\n",
    "import pickle\n",
    "with open('Sequence_ch1_ch2_mw.pickle', 'rb') as handle:\n",
    "    imported_seqs = pickle.load(handle)\n",
    "with open('Sequence_ch1_ch2_mw.pickle', 'rb') as handle:\n",
    "    raman_cooling_sequences = pickle.load(handle)\n",
    "# print(imported_seqs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "----- DAC -----\n",
      "pulse_lens [47.0, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1, 0.1]\n",
      "times [0.1, 50.65, 54.65, 58.65, 62.65, 66.65, 70.65, 74.65, 78.65, 82.65, 86.65, 90.65]\n",
      "freqs [50.0, 50.0, 55.0, 60.0, 65.0, 70.0, 75.0, 80.0, 85.0, 90.0, 95.0, 100.0]\n",
      "finish 94.3\n",
      "num_pulses 12\n",
      "ch_type DAC\n",
      "ch_ref 1\n",
      "----- PMOD ------\n",
      "----- PMOD ------\n",
      "Last finish: 94.3\n"
     ]
    }
   ],
   "source": [
    "pulse_seqs = {}\n",
    "pulse_seqs[\"DAC_A\"] = imported_seqs[\"MW\"]\n",
    "pulse_seqs[\"PMOD_0\"] = imported_seqs[\"ch2_Dig\"]\n",
    "pulse_seqs[\"PMOD_1\"] = imported_seqs[\"ch1_Dig\"]\n",
    "\n",
    "raman_cooling = PickleParse(pulse_seqs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Set useful constants\n",
    "GEN_CH_A = 1\n",
    "GEN_CH_B = 0\n",
    "RO_CH_C = 1\n",
    "RO_CH_D = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "// Program\n",
      "\n",
      "        regwi 1, $23, 0;                        //phase = 0\n",
      "        regwi 1, $25, 10000;                    //gain = 10000\n",
      "        synci 200;\n",
      "        regwi 0, $14, 9;\n",
      "LOOP_I: regwi 1, $22, 21845333;                 //freq = 21845333\n",
      "        regwi 1, $26, 618701;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 28877 \n",
      "        regwi 1, $27, 3;                        //t = 3\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 21845333;                 //freq = 21845333\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 20708;                    //t = 20708\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 24029867;                 //freq = 24029867\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 22347;                    //t = 22347\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 26214400;                 //freq = 26214400\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 23985;                    //t = 23985\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 28398933;                 //freq = 28398933\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 25623;                    //t = 25623\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 30583467;                 //freq = 30583467\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 27262;                    //t = 27262\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 32768000;                 //freq = 32768000\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 28900;                    //t = 28900\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 34952533;                 //freq = 34952533\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 30539;                    //t = 30539\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 37137067;                 //freq = 37137067\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 32177;                    //t = 32177\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 39321600;                 //freq = 39321600\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 33815;                    //t = 33815\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 41506133;                 //freq = 41506133\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 35454;                    //t = 35454\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 1, $22, 43690667;                 //freq = 43690667\n",
      "        regwi 1, $26, 589885;                   //phrst| stdysel | mode | | outsel = 0b01001 | length = 61 \n",
      "        regwi 1, $27, 37092;                    //t = 37092\n",
      "        set 1, 1, $22, $23, $0, $25, $26, $27;  //ch = 1, pulse @t = $27\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 0;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 0;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 41;\n",
      "        regwi 0, $31, 3;\n",
      "        seti 7, 0, $31, 41;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 19292;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 19292;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 19333;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 20562;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 20746;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 20787;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 20972;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 22200;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 22385;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 22426;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 22610;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 23839;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 24023;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 24064;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 24248;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 25477;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 25661;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 25702;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 25887;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 27116;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 27300;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 27341;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 27525;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 28754;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 28938;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 28979;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 29164;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 30392;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 30577;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 30618;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 30802;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 32031;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 32215;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 32256;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 32440;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 33669;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 33853;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 33894;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 34079;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 35308;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 35492;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 35533;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 35717;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 36946;\n",
      "        regwi 0, $31, 1;\n",
      "        seti 7, 0, $31, 37130;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 37171;\n",
      "        regwi 0, $31, 2;\n",
      "        seti 7, 0, $31, 37356;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 38584;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 38625;\n",
      "        regwi 0, $31, 0;\n",
      "        seti 7, 0, $31, 38625;\n",
      "        waiti 0, 0;\n",
      "        synci 38625;\n",
      "        loopnz 0, $14, @LOOP_I;\n",
      "        end ;\n"
     ]
    }
   ],
   "source": [
    "ch_cfg = raman_cooling.ch_cfg\n",
    "offset = 38 # Offset DAC by 38 clock cycles for alignment with digital pulses\n",
    "\n",
    "# Initialise program\n",
    "prog = QickProgram(soccfg)\n",
    "prog.declare_gen(ch=GEN_CH_A, nqz=1) # Initialise DAC\n",
    "phase = prog.deg2reg(0, gen_ch=GEN_CH_A) # TODO: Set here and override later?\n",
    "gain = 10000 # TODO: Set here and override later?\n",
    "prog.default_pulse_registers(ch=GEN_CH_A, phase=phase, gain=gain) # Set default pulse parameters\n",
    "prog.synci(200)  # Give processor some time to configure pulses\n",
    "prog.regwi(0, 14, 9) # 10 reps, stored in page 0, register 14\n",
    "prog.label(\"LOOP_I\") # Start of internal loop\n",
    "\n",
    "# Configure DAC pulses\n",
    "# TODO: tidy by taking objects out of functions\n",
    "\n",
    "for channel in ch_cfg:\n",
    "    ch_ref = ch_cfg[channel][\"ch_ref\"]\n",
    "    num_pulses = ch_cfg[channel][\"num_pulses\"]\n",
    "\n",
    "    if ch_cfg[channel][\"ch_type\"] == \"DAC\":\n",
    "        for i in range(num_pulses):\n",
    "            # TODO: Set phase and gain parameters\n",
    "            # phase = self.deg2reg(self.cfg[\"res_phase\"], gen_ch=GEN_CH_A)\n",
    "            # gain = self.cfg[\"pulse_gain\"]\n",
    "\n",
    "            # Pulse parameters\n",
    "            freq = prog.freq2reg(ch_cfg[\"DAC_A\"][\"freqs\"][i], gen_ch=ch_ref)\n",
    "            time = prog.us2cycles(ch_cfg[\"DAC_A\"][\"times\"][i]) - offset\n",
    "            pulse_len = prog.us2cycles(ch_cfg[\"DAC_A\"][\"pulse_lens\"][i], gen_ch=ch_ref)\n",
    "\n",
    "            # Store pulse parameters in register, then trigger pulse at given time\n",
    "            prog.set_pulse_registers(ch=ch_ref, freq=freq, style=\"const\", length=pulse_len)\n",
    "            prog.pulse(ch=ch_ref, t=time)\n",
    "\n",
    "# Configure digital pulses\n",
    "seq_0 = DigitalOutput(soccfg, 0, raman_cooling_sequences[\"ch2_Dig\"])\n",
    "seq_1 = DigitalOutput(soccfg, 1, raman_cooling_sequences[\"ch1_Dig\"])\n",
    "DigitalOutput.configure(prog, soccfg)\n",
    "\n",
    "# Synchronise channels and go back to beginning of loop\n",
    "prog.wait_all()\n",
    "prog.synci(prog.us2cycles(ch_cfg[\"DAC_A\"][\"finish\"]))\n",
    "prog.loopnz(0, 14, \"LOOP_I\")\n",
    "prog.end()\n",
    "\n",
    "# Run program!\n",
    "prog.config_all(soc)\n",
    "soc.tproc.start()\n",
    "print(prog) # Print assembly instructions"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".qick_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
