// Seed: 48659546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  parameter id_9 = 1;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd61
) (
    output logic id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3
);
  logic _id_5;
  ;
  xor primCall (id_1, id_7, id_8, id_6, id_2, id_3);
  wire id_6[-1 : (  id_5  )];
  parameter id_7 = 1;
  tri1 id_8 = -1;
  initial begin : LABEL_0
    id_0 <= id_6;
  end
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_6,
      id_7,
      id_7,
      id_7
  );
  wire id_9;
  ;
endmodule
