// Seed: 948701027
module module_0 ();
  assign id_1 = id_1;
  reg id_2;
  tri0 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  always begin : LABEL_0
    `define pp_15 0
    @(negedge id_2) if (1) id_2 <= 1;
  end
  assign id_9 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  always id_2 = id_1;
  wire id_3;
  module_0 modCall_1 ();
  tri0 id_4 = 1'b0;
  always @(posedge id_2);
  wire id_5;
  wire id_6;
  assign id_3 = id_3;
endmodule
