
*** Running vivado
    with args -log axis.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axis.tcl -notrace
Command: synth_design -top axis -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10810 
WARNING: [Synth 8-2507] parameter declaration becomes local in master with formal parameter declaration list [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave with formal parameter declaration list [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:57]
WARNING: [Synth 8-992] image_data is already implicitly declared earlier [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v:78]
WARNING: [Synth 8-992] class_data is already implicitly declared earlier [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v:79]
WARNING: [Synth 8-992] data_ready is already implicitly declared earlier [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v:80]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1262.258 ; gain = 94.281 ; free physical = 466 ; free virtual = 17075
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v:3]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'slave' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:3]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 784 - type: integer 
	Parameter bit_num bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'slave' (1#1) [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:3]
INFO: [Synth 8-638] synthesizing module 'master' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 1 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:112]
INFO: [Synth 8-256] done synthesizing module 'master' (2#1) [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:3]
INFO: [Synth 8-638] synthesizing module 'Array' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:5]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter NUM_CLASSES bound to: 10 - type: integer 
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'MultCell' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:3]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter MEM_INIT_FILE bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRam' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:6]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
	Parameter MEM_INIT_FILE bound to: 1'b0 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
WARNING: [Synth 8-3848] Net memory_array in module/entity BRam does not have driver. [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:24]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'BRam' (3#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/bram.sv:6]
INFO: [Synth 8-256] done synthesizing module 'MultCell' (4#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:3]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized0' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized0' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized1' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized1' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized2' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized2' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized3' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized3' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized4' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized4' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized5' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized5' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized6' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized6' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized7' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized7' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
WARNING: [Synth 8-639] system function call 'sformatf' not supported [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:52]
INFO: [Synth 8-638] synthesizing module 'ArgMaxCell__parameterized8' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
	Parameter CLASS_BITS bound to: 4 - type: integer 
	Parameter ACCUMULATOR_BITS bound to: 32 - type: integer 
	Parameter CLASS_NR bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ArgMaxCell__parameterized8' (5#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/ArgMaxCell.sv:6]
INFO: [Synth 8-256] done synthesizing module 'Array' (6#1) [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/Array.sv:5]
INFO: [Synth 8-256] done synthesizing module 'axis' (7#1) [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/axis.v:3]
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized8 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized7 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized6 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized5 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized4 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized2 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design ArgMaxCell has unconnected port reset
WARNING: [Synth 8-3331] design master has unconnected port class_in[3]
WARNING: [Synth 8-3331] design master has unconnected port class_in[2]
WARNING: [Synth 8-3331] design master has unconnected port class_in[1]
WARNING: [Synth 8-3331] design master has unconnected port class_in[0]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design slave has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.508 ; gain = 126.531 ; free physical = 479 ; free virtual = 17089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.508 ; gain = 126.531 ; free physical = 481 ; free virtual = 17091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.512 ; gain = 134.535 ; free physical = 481 ; free virtual = 17091
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "writes_done" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5546] ROM "write_pointer" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element curData_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element copy_pointer_reg_rep was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:105]
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.543 ; gain = 152.566 ; free physical = 447 ; free virtual = 17058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |MultCell      |          10|      6387|
|2     |Array__GC0    |           1|      4199|
|3     |axis__GC0     |           1|       343|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 21    
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---RAMs : 
	               6K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MultCell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ArgMaxCell 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module ArgMaxCell__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'data_reg[7:0]' [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:51]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:51]
INFO: [Synth 8-5546] ROM "addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element accumulator_reg was removed.  [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:52]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/icedaq/code/project2/array2/array2.srcs/sources_1/new/MultCell.sv:53]
INFO: [Synth 8-5546] ROM "mySlave/write_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mySlave/writes_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myMaster/count_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/master.v:105]
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[1].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[2].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-6014] Unused sequential element mySlave/curData_reg was removed.  [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:181]
WARNING: [Synth 8-6014] Unused sequential element mySlave/FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-5730] RAM mySlave/FIFO_GEN[3].stream_data_fifo_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[0]' (FD) to 'MultCell:/ram/o_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[1]' (FD) to 'MultCell:/ram/o_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[2]' (FD) to 'MultCell:/ram/o_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[3]' (FD) to 'MultCell:/ram/o_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[4]' (FD) to 'MultCell:/ram/o_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[5]' (FD) to 'MultCell:/ram/o_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'MultCell:/ram/o_data_reg[6]' (FD) to 'MultCell:/ram/o_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MultCell:/ram/\o_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MultCell:/data_ready_reg)
WARNING: [Synth 8-3332] Sequential element (o_data_reg[7]) is unused and will be removed from module BRam.
WARNING: [Synth 8-3332] Sequential element (data_ready_reg) is unused and will be removed from module MultCell.
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[0]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[1]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[2]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[0].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[1]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[2]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[1].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[2].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[2].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'arrayi_0/MACArgMAXPair[3].argmax_cell/maxclass_reg[2]' (FD) to 'arrayi_0/MACArgMAXPair[3].argmax_cell/maxclass_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[5]' (FDE) to 'i_1/mySlave/copy_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[4]' (FDE) to 'i_1/mySlave/copy_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[7]' (FDE) to 'i_1/mySlave/copy_pointer_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[6]' (FDE) to 'i_1/mySlave/copy_pointer_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[8]' (FDE) to 'i_1/mySlave/copy_pointer_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[9]' (FDE) to 'i_1/mySlave/copy_pointer_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[3]' (FDE) to 'i_1/mySlave/copy_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[2]' (FDE) to 'i_1/mySlave/copy_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[1]' (FDE) to 'i_1/mySlave/copy_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/mySlave/copy_pointer_reg_rep[0]' (FDE) to 'i_1/mySlave/copy_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[2]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[3]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[4]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[5]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[6]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[7]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[8]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[9]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[10]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[11]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[12]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[13]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[14]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[15]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[16]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[17]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[18]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[19]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[20]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[21]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[22]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[23]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[24]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[25]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[26]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[27]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[28]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[29]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/myMaster/stream_data_out_reg[30]' (FDRE) to 'i_1/myMaster/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myMaster/stream_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mySlave/reg_data_ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mySlave/copy_pointer_reg[9] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/writes_done_reg__0/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:124]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:124]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:124]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[9]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[8]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[7]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[6]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[5]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[4]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[3]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[2]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[1]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_1/mySlave/write_pointer_reg[0]/Q' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/icedaq/code/project2/axis_array_ip/axis_array_ip.srcs/sources_1/new/slave.v:189]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |axis__GC0     |           1|        50|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |axis__GC0     |           1|        50|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (myMaster/stream_data_out_reg[0]) is unused and will be removed from module axis.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     3|
|3     |LUT2 |     1|
|4     |LUT3 |     4|
|5     |LUT4 |     2|
|6     |LUT5 |     4|
|7     |LUT6 |     3|
|8     |FDRE |    13|
|9     |IBUF |     6|
|10    |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    77|
|2     |  myMaster |master |    28|
|3     |  mySlave  |slave  |     2|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 281 ; free virtual = 16899
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 850 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.293 ; gain = 299.316 ; free physical = 283 ; free virtual = 16900
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1467.301 ; gain = 299.316 ; free physical = 283 ; free virtual = 16900
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 166 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1590.320 ; gain = 435.715 ; free physical = 256 ; free virtual = 16874
INFO: [Common 17-1381] The checkpoint '/home/icedaq/code/project2/axis_array_ip/axis_array_ip.runs/synth_1/axis.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_utilization_synth.rpt -pb axis_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1614.332 ; gain = 0.000 ; free physical = 256 ; free virtual = 16874
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 12:11:12 2018...
