example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    always @ (posedge clk or negedge rst )
    begin
	if ( rst == 0 )
	    accu := 0;
	<= bOut;
	out <= accu & a;
    end


================================================================
