[2025-09-17 10:33:38] START suite=qualcomm_srv trace=srv313_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv313_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2633413 heartbeat IPC: 3.797 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5069319 heartbeat IPC: 4.105 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5069319 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5069319 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13401161 heartbeat IPC: 1.2 cumulative IPC: 1.2 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21829608 heartbeat IPC: 1.186 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30279301 heartbeat IPC: 1.183 cumulative IPC: 1.19 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 38703486 heartbeat IPC: 1.187 cumulative IPC: 1.189 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 47255990 heartbeat IPC: 1.169 cumulative IPC: 1.185 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 55860210 heartbeat IPC: 1.162 cumulative IPC: 1.181 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv313_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 64228853 heartbeat IPC: 1.195 cumulative IPC: 1.183 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 72724189 heartbeat IPC: 1.177 cumulative IPC: 1.182 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 81027724 heartbeat IPC: 1.204 cumulative IPC: 1.185 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84313911 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84313911 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv313_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.186 instructions: 100000002 cycles: 84313911
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.49 Average ROB Occupancy at Mispredict: 28.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.136
BRANCH_INDIRECT: 0.359
BRANCH_CONDITIONAL: 11.56
BRANCH_DIRECT_CALL: 0.4935
BRANCH_INDIRECT_CALL: 0.5148
BRANCH_RETURN: 0.429


====Backend Stall Breakdown====
ROB_STALL: 61235
LQ_STALL: 0
SQ_STALL: 404208


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 191.08511
REPLAY_LOAD: 52.271606
NON_REPLAY_LOAD: 10.991074

== Total ==
ADDR_TRANS: 8981
REPLAY_LOAD: 4234
NON_REPLAY_LOAD: 48020

== Counts ==
ADDR_TRANS: 47
REPLAY_LOAD: 81
NON_REPLAY_LOAD: 4369

cpu0->cpu0_STLB TOTAL        ACCESS:    2058328 HIT:    2045421 MISS:      12907 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2058328 HIT:    2045421 MISS:      12907 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.64 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9659794 HIT:    8888303 MISS:     771491 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7882561 HIT:    7210435 MISS:     672126 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598755 HIT:     513978 MISS:      84777 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1157046 HIT:    1153270 MISS:       3776 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21432 HIT:      10620 MISS:      10812 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15093885 HIT:    7554589 MISS:    7539296 MSHR_MERGE:    1842261
cpu0->cpu0_L1I LOAD         ACCESS:   15093885 HIT:    7554589 MISS:    7539296 MSHR_MERGE:    1842261
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29706397 HIT:   25223626 MISS:    4482771 MSHR_MERGE:    1677054
cpu0->cpu0_L1D LOAD         ACCESS:   16529888 HIT:   13862818 MISS:    2667070 MSHR_MERGE:     481540
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13150474 HIT:   11356325 MISS:    1794149 MSHR_MERGE:    1195394
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26035 HIT:       4483 MISS:      21552 MSHR_MERGE:        120
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12393457 HIT:   10275606 MISS:    2117851 MSHR_MERGE:    1070779
cpu0->cpu0_ITLB LOAD         ACCESS:   12393457 HIT:   10275606 MISS:    2117851 MSHR_MERGE:    1070779
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.321 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28235677 HIT:   26879586 MISS:    1356091 MSHR_MERGE:     344835
cpu0->cpu0_DTLB LOAD         ACCESS:   28235677 HIT:   26879586 MISS:    1356091 MSHR_MERGE:     344835
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.73 cycles
cpu0->LLC TOTAL        ACCESS:     916181 HIT:     888587 MISS:      27594 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     672126 HIT:     653130 MISS:      18996 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      84777 HIT:      79226 MISS:       5551 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     148466 HIT:     148297 MISS:        169 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10812 HIT:       7934 MISS:       2878 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1059
  ROW_BUFFER_MISS:      26366
  AVG DBUS CONGESTED CYCLE: 3.247
Channel 0 WQ ROW_BUFFER_HIT:        109
  ROW_BUFFER_MISS:       2428
  FULL:          0
Channel 0 REFRESHES ISSUED:       7026

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498230       583264        70060         2446
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           47         1935         1108          272
  STLB miss resolved @ L2C                0         1689         1918         1343          136
  STLB miss resolved @ LLC                0          668         1344         3091          690
  STLB miss resolved @ MEM                0            0          524         2116         1267

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184706        62038      1441042       105297          240
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1113          487           31
  STLB miss resolved @ L2C                0         1167         6522         1331            5
  STLB miss resolved @ LLC                0          196         3017         1415           28
  STLB miss resolved @ MEM                0            0           77          135          120
[2025-09-17 10:46:05] END   suite=qualcomm_srv trace=srv313_ap (rc=0)
