Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 15:07:32 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.718        0.000                      0                 3537        0.056        0.000                      0                 3537        4.020        0.000                       0                  1284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.718        0.000                      0                 3537        0.056        0.000                      0                 3537        4.020        0.000                       0                  1284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__23/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 0.456ns (5.049%)  route 8.575ns (94.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.649     2.943    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/Q
                         net (fo=33, routed)          8.575    11.974    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]
    SLICE_X91Y85         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.600    12.779    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X91Y85         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__23/C
                         clock pessimism              0.129    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X91Y85         FDRE (Setup_fdre_C_D)       -0.061    12.693    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__23
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 0.456ns (5.216%)  route 8.287ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.649     2.943    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/Q
                         net (fo=33, routed)          8.287    11.686    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]
    SLICE_X90Y81         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.595    12.774    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X90Y81         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__18/C
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X90Y81         FDRE (Setup_fdre_C_D)       -0.045    12.704    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__18
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.180ns (39.182%)  route 4.936ns (60.818%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.883     3.177    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.631 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/DOBDO[0]
                         net (fo=2, routed)           1.611     7.243    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/q0[20]
    SLICE_X49Y98         LUT5 (Prop_lut5_I1_O)        0.152     7.395 r  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_18/O
                         net (fo=1, routed)           0.941     8.336    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_18_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.668 r  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_8/O
                         net (fo=2, routed)           1.443    10.111    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_8_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.235 r  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_2/O
                         net (fo=1, routed)           0.558    10.793    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/is_running_running_cond_update_fu_78_ap_return
    SLICE_X44Y85         LUT5 (Prop_lut5_I2_O)        0.118    10.911 r  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.382    11.293    design_1_i/fetching_ip_0/inst/ap_NS_fsm[1]
    SLICE_X44Y85         FDRE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.473    12.652    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X44Y85         FDRE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y85         FDRE (Setup_fdre_C_D)       -0.283    12.344    design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__27/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.456ns (5.336%)  route 8.090ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.649     2.943    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/Q
                         net (fo=33, routed)          8.090    11.489    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]
    SLICE_X91Y95         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.605    12.784    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__27/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.061    12.698    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__27
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 3.179ns (40.431%)  route 4.684ns (59.569%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.883     3.177    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.631 f  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/DOBDO[0]
                         net (fo=2, routed)           1.611     7.243    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/q0[20]
    SLICE_X49Y98         LUT5 (Prop_lut5_I1_O)        0.152     7.395 f  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_18/O
                         net (fo=1, routed)           0.941     8.336    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_18_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.668 f  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_8/O
                         net (fo=2, routed)           1.035     9.703    design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_8_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.827 r  design_1_i/fetching_ip_0/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.620    10.446    design_1_i/fetching_ip_0/inst/control_s_axi_U/ap_done
    SLICE_X38Y86         LUT4 (Prop_lut4_I1_O)        0.117    10.563 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.477    11.040    design_1_i/fetching_ip_0/inst/ap_NS_fsm[0]
    SLICE_X38Y85         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.474    12.653    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X38Y85         FDSE                                         r  design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X38Y85         FDSE (Setup_fdse_C_D)       -0.254    12.374    design_1_i/fetching_ip_0/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__24/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 0.456ns (5.384%)  route 8.013ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.648     2.942    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/Q
                         net (fo=33, routed)          8.013    11.411    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]
    SLICE_X91Y105        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.779    12.958    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X91Y105        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__24/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X91Y105        FDRE (Setup_fdre_C_D)       -0.067    12.866    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__24
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.458ns (19.227%)  route 6.125ns (80.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.756 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=76, routed)          5.396     9.761    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/s_axi_control_WVALID
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.885 r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7_i_18/O
                         net (fo=1, routed)           0.729    10.614    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7_i_18_n_0
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.577    12.756    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
                         clock pessimism              0.129    12.885    
                         clock uncertainty           -0.154    12.731    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.199    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 0.456ns (5.598%)  route 7.690ns (94.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.648     2.942    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[9]/Q
                         net (fo=33, routed)          7.690    11.088    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[9]
    SLICE_X55Y114        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.705    12.884    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X55Y114        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__22/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X55Y114        FDRE (Setup_fdre_C_D)       -0.058    12.801    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__22
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__24/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.456ns (5.568%)  route 7.734ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.649     2.943    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]/Q
                         net (fo=33, routed)          7.734    11.133    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[14]
    SLICE_X91Y105        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.779    12.958    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X91Y105        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__24/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X91Y105        FDRE (Setup_fdre_C_D)       -0.061    12.872    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[14]_rep__24
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__27/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 0.456ns (5.707%)  route 7.535ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.648     2.942    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X35Y87         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]/Q
                         net (fo=33, routed)          7.535    10.933    design_1_i/fetching_ip_0/inst/pc_0_fu_56_reg[10]
    SLICE_X91Y95         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.605    12.784    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__27/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.067    12.692    design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[10]_rep__27
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[7]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.559     0.895    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X33Y52         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[7]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[7]_rep__12/Q
                         net (fo=1, routed)           0.156     1.192    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_1[7]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.868     1.234    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.136    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__28/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.659     0.995    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X55Y102        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__28/Q
                         net (fo=1, routed)           0.158     1.294    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5_1[9]
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.974     1.340    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5/CLKBWRCLK
                         clock pessimism             -0.287     1.053    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.236    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[3]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.641     0.977    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[3]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[3]_rep__21/Q
                         net (fo=1, routed)           0.156     1.297    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6_1[3]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.954     1.320    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
                         clock pessimism             -0.285     1.035    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.218    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.640     0.976    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[9]_rep__21/Q
                         net (fo=1, routed)           0.158     1.298    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6_1[9]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.954     1.320    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
                         clock pessimism             -0.285     1.035    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.218    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.577     0.913    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[0]_rep__7/Q
                         net (fo=1, routed)           0.158     1.234    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_1[0]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.888     1.254    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.154    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[6]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.559     0.895    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X32Y52         FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[6]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[6]_rep__12/Q
                         net (fo=1, routed)           0.158     1.216    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_1[6]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.868     1.234    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.136    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[5]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.641     0.977    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X32Y102        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[5]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[5]_rep__21/Q
                         net (fo=1, routed)           0.158     1.299    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6_1[5]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.954     1.320    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
                         clock pessimism             -0.285     1.035    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.218    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.233    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.159     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[4]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.641     0.977    design_1_i/fetching_ip_0/inst/ap_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[4]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/fetching_ip_0/inst/pc_0_load_reg_110_reg[4]_rep__21/Q
                         net (fo=1, routed)           0.210     1.328    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6_1[4]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.954     1.320    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK
                         clock pessimism             -0.285     1.035    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.218    design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  design_1_i/fetching_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.752ns  (logic 0.124ns (7.076%)  route 1.628ns (92.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.628     1.628    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.752 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.752    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.045ns (6.416%)  route 0.656ns (93.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.656     0.656    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.701 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.701    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1284, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





