Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Aug 25 10:36:59 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         1           
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCH-2     Warning   Same min and max delay values on IO port              20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                   16        0.419        0.000                      0                   16        4.875        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.375}      10.750          93.023          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.040        0.000                      0                   16        0.419        0.000                      0                   16        4.875        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 3.986ns (72.267%)  route 1.530ns (27.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  out_reg[1]/Q
                         net (fo=1, routed)           1.530     7.145    out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.675 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.675    out[1]
    E19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 3.970ns (72.190%)  route 1.530ns (27.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  out_reg[5]/Q
                         net (fo=1, routed)           1.530     7.145    out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.659 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.659    out[5]
    U15                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 3.962ns (72.148%)  route 1.530ns (27.852%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  out_reg[6]/Q
                         net (fo=1, routed)           1.530     7.146    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    10.652 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.652    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 3.961ns (72.141%)  route 1.530ns (27.859%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  out_reg[0]/Q
                         net (fo=1, routed)           1.530     7.145    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.650 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.650    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 3.957ns (72.120%)  route 1.530ns (27.880%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.639     5.160    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  out_reg[7]/Q
                         net (fo=1, routed)           1.530     7.146    out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    10.646 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.646    out[7]
    V14                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 3.965ns (72.160%)  route 1.530ns (27.840%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  out_reg[4]/Q
                         net (fo=1, routed)           1.530     7.134    out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.642 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.642    out[4]
    W18                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 3.965ns (72.163%)  route 1.530ns (27.837%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  out_reg[3]/Q
                         net (fo=1, routed)           1.530     7.133    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.642 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.642    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 3.957ns (72.122%)  route 1.530ns (27.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.750 - 10.750 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.625     5.146    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  out_reg[2]/Q
                         net (fo=1, routed)           1.530     7.132    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.633 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.633    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
                         clock pessimism              0.000    10.750    
                         clock uncertainty           -0.035    10.715    
                         output delay                -0.000    10.715    
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 b[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 3.199ns (26.043%)  route 9.086ns (73.957%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 15.611 - 10.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[3]_inst/O
                         net (fo=7, routed)           3.991     5.446    b_IBUF[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.124     5.570 r  out[7]_i_11/O
                         net (fo=1, routed)           0.619     6.188    out[7]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.312 r  out[7]_i_5/O
                         net (fo=2, routed)           0.810     7.122    out[7]_i_5_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  out[7]_i_8/O
                         net (fo=1, routed)           0.000     7.246    out[7]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.673 r  out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           1.127     8.801    out1[5]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946     9.747 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           2.539    12.285    out0[7]
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
    W5                                                0.000    10.750 r  clk (IN)
                         net (fo=0)                   0.000    10.750    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.138 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    14.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.520    15.611    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.000    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X1Y1           FDRE (Setup_fdre_C_D)       -0.249    15.327    out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 b[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.750ns  (clk rise@10.750ns - clk rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.139ns (25.608%)  route 9.121ns (74.392%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 15.611 - 10.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[3]_inst/O
                         net (fo=7, routed)           3.991     5.446    b_IBUF[3]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.124     5.570 r  out[7]_i_11/O
                         net (fo=1, routed)           0.619     6.188    out[7]_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.312 r  out[7]_i_5/O
                         net (fo=2, routed)           0.810     7.122    out[7]_i_5_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.246 r  out[7]_i_8/O
                         net (fo=1, routed)           0.000     7.246    out[7]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.673 r  out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           1.127     8.801    out1[5]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     9.687 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           2.573    12.260    out0[6]
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.750    10.750 r  
    W5                                                0.000    10.750 r  clk (IN)
                         net (fo=0)                   0.000    10.750    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.138 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    14.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.091 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.520    15.611    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.000    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X1Y0           FDRE (Setup_fdre_C_D)       -0.245    15.331    out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  3.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 c[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.412ns (16.856%)  route 2.032ns (83.144%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           1.400     1.621    c_IBUF[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.666 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.666    out[3]_i_6_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.812 r  out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.632     2.444    out0[2]
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.007     2.025    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 c[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.325ns (12.592%)  route 2.254ns (87.408%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 r  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  c_IBUF[3]_inst/O
                         net (fo=1, routed)           1.462     1.678    c_IBUF[3]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.723 r  out[3]_i_3/O
                         net (fo=1, routed)           0.000     1.723    out[3]_i_3_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.786 r  out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.792     2.578    out0[3]
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.035     2.019    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.005     2.024    out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 c[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.472ns (18.157%)  route 2.127ns (81.843%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           1.400     1.621    c_IBUF[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.666 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.666    out[3]_i_6_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.818 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.818    out_reg[3]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.872 r  out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.727     2.599    out0[4]
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.008     2.028    out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 c[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.509ns (18.997%)  route 2.170ns (81.003%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           1.400     1.621    c_IBUF[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.666 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.666    out[3]_i_6_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.818 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.818    out_reg[3]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.909 r  out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.770     2.679    out0[5]
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.029    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.008     2.037    out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 c[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.339ns (11.924%)  route 2.507ns (88.076%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  c_IBUF[1]_inst/O
                         net (fo=1, routed)           1.420     1.650    c_IBUF[1]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.695 r  out[3]_i_5/O
                         net (fo=1, routed)           0.000     1.695    out[3]_i_5_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.760 r  out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           1.086     2.846    out0[1]
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.029    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.008     2.037    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 c[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.336ns (11.702%)  route 2.535ns (88.298%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           1.400     1.621    c_IBUF[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.666 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.666    out[3]_i_6_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.736 r  out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           1.135     2.871    out0[0]
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.035     2.029    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.008     2.037    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 b[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.484ns (16.851%)  route 2.388ns (83.149%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[0]_inst/O
                         net (fo=8, routed)           0.860     1.094    b_IBUF[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.139 r  out[3]_i_11/O
                         net (fo=1, routed)           0.000     1.139    out[3]_i_11_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.250 r  out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.250    out_reg[3]_i_2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.290 r  out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.434     1.724    out1[7]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.054     1.778 r  out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           1.095     2.872    out0[7]
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     1.994    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.030    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.005     2.035    out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 c[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.483ns (16.113%)  route 2.514ns (83.887%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  c_IBUF[0]_inst/O
                         net (fo=1, routed)           1.400     1.621    c_IBUF[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.666 r  out[3]_i_6/O
                         net (fo=1, routed)           0.000     1.666    out[3]_i_6_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.818 r  out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.818    out_reg[3]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.883 r  out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           1.114     2.997    out0[6]
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     1.994    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.030    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.007     2.037    out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             3.059ns  (arrival time - required time)
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 1.343ns (82.620%)  route 0.283ns (17.380%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  out_reg[2]/Q
                         net (fo=1, routed)           0.283     1.893    out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.095 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.095    out[2]
    U19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.068ns  (arrival time - required time)
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Destination:            out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 1.351ns (82.705%)  route 0.283ns (17.295%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  out_reg[3]/Q
                         net (fo=1, routed)           0.283     1.894    out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.104 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.104    out[3]
    V19                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  3.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.375 }
Period(ns):         10.750
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.750      8.595      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y3     out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y43    out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y20    out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y19    out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y18    out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y4     out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y0     out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.750      9.750      SLICE_X1Y1     out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y3     out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y3     out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y43    out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y43    out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y20    out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y20    out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y19    out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y19    out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y18    out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y18    out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y3     out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y3     out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y43    out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y43    out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y20    out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y20    out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y19    out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y19    out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y18    out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.375       4.875      SLICE_X1Y18    out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.825ns  (logic 1.456ns (21.336%)  route 5.369ns (78.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           5.369     6.825    reset_IBUF
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.520     4.861    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 1.456ns (21.491%)  route 5.320ns (78.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           5.320     6.776    reset_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.520     4.861    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.626ns  (logic 1.456ns (21.977%)  route 5.170ns (78.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           5.170     6.626    reset_IBUF
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.336ns  (logic 1.456ns (22.982%)  route 4.880ns (77.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.880     6.336    reset_IBUF
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.776ns  (logic 1.456ns (25.212%)  route 4.320ns (74.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.320     5.776    reset_IBUF
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.456ns (25.888%)  route 4.169ns (74.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.169     5.625    reset_IBUF
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.456ns (26.601%)  route 4.018ns (73.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           4.018     5.474    reset_IBUF
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.456ns (32.884%)  route 2.972ns (67.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.972     4.428    reset_IBUF
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.224ns (13.840%)  route 1.396ns (86.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.396     1.620    reset_IBUF
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.224ns (10.833%)  route 1.846ns (89.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.846     2.070    reset_IBUF
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.134ns  (logic 0.224ns (10.509%)  route 1.910ns (89.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.910     2.134    reset_IBUF
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.198ns  (logic 0.224ns (10.204%)  route 1.974ns (89.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.974     2.198    reset_IBUF
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.224ns (9.190%)  route 2.216ns (90.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.216     2.440    reset_IBUF
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.563ns  (logic 0.224ns (8.750%)  route 2.339ns (91.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.339     2.563    reset_IBUF
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.631ns  (logic 0.224ns (8.524%)  route 2.407ns (91.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.407     2.631    reset_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     1.994    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.375ns period=10.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.636ns  (logic 0.224ns (8.507%)  route 2.412ns (91.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.412     2.636    reset_IBUF
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.867     1.994    clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  out_reg[6]/C





