
module counts(up_down_counter);

  input  clk,rst,count,ud;
  output [6:0] counter_value;
  wire [6:0] counter_value_preserver;
  reg  [6:0] counter_value;

  
  always @(posedge clk or posedge rst)
      begin
        if (rst == 1'b1) counter_value = 7'h00;
        else 
          begin
            case ({count,ud})

              2'b00: counter_value = 7'h00;

              2'b01: counter_value = counter_value_preserver;

              2'b10: counter_value = (0-1)+counter_value_preserver;

              2'b11: counter_value = counter_value_preserver+1;

              default: counter_value = 7'h00;

            endcase

          end
      end
  assign counter_value_preserver = counter_value;
endmodule

