Classic Timing Analyzer report for PQP
Fri May 17 19:37:18 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.222 ns                        ; ControlUnit:ControlUnit|state.BneCompare     ; MuxMemToRegOut[0]                            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 64.03 MHz ( period = 15.618 ns ) ; ControlUnit:ControlUnit|nextstate.SraOp_3310 ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Srl            ; ControlUnit:ControlUnit|nextstate.SrlOp_3050 ; clock      ; clock    ; 620          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                              ;            ;          ; 620          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.03 MHz ( period = 15.618 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_3310          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.610 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3018    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.528 ns                ;
; N/A                                     ; 64.88 MHz ( period = 15.412 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3442    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.506 ns                ;
; N/A                                     ; 64.89 MHz ( period = 15.410 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_3214          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.506 ns                ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_2728     ; ControlUnit:ControlUnit|state.BgtCompare     ; clock      ; clock    ; None                        ; None                      ; 0.613 ns                ;
; N/A                                     ; 65.99 MHz ( period = 15.154 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_2274          ; ControlUnit:ControlUnit|state.LGet3          ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; ControlUnit:ControlUnit|state.Mult           ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3278    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 66.19 MHz ( period = 15.108 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_3050          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_2792     ; ControlUnit:ControlUnit|state.BneCompare     ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_2664     ; ControlUnit:ControlUnit|state.BleCompare     ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 66.43 MHz ( period = 15.054 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_2856     ; ControlUnit:ControlUnit|state.BeqCompare     ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; ControlUnit:ControlUnit|state.Jump           ; clock      ; clock    ; None                        ; None                      ; 0.630 ns                ;
; N/A                                     ; 67.12 MHz ( period = 14.898 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_3904         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.534 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_2338       ; ControlUnit:ControlUnit|state.WriteJal       ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3376   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.46 MHz ( period = 14.396 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_3246         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.50 MHz ( period = 14.388 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_3148         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.55 MHz ( period = 14.378 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_3116   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.68 MHz ( period = 14.352 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_2434           ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.71 MHz ( period = 14.346 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_2306          ; ControlUnit:ControlUnit|state.LGet2          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.338 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3936    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.75 MHz ( period = 14.336 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3710   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.80 MHz ( period = 14.326 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_3576      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.83 MHz ( period = 14.320 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; ControlUnit:ControlUnit|state.OverflowExc    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.85 MHz ( period = 14.316 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_3968          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_3838     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 69.95 MHz ( period = 14.296 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_2600           ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 70.77 MHz ( period = 14.130 ns )                    ; ControlUnit:ControlUnit|nextstate.And_3678            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 70.89 MHz ( period = 14.106 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_3084            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.770 ns                ;
; N/A                                     ; 71.53 MHz ( period = 13.980 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_3344            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.506 ns                ;
; N/A                                     ; 71.78 MHz ( period = 13.932 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.79 MHz ( period = 13.930 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 71.79 MHz ( period = 13.930 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.884 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_2888            ; ControlUnit:ControlUnit|state.Beq            ; clock      ; clock    ; None                        ; None                      ; 0.615 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_3610          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.614 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_2696            ; ControlUnit:ControlUnit|state.Ble            ; clock      ; clock    ; None                        ; None                      ; 0.540 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_2824            ; ControlUnit:ControlUnit|state.Bne            ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_3644            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 72.97 MHz ( period = 13.704 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_2760            ; ControlUnit:ControlUnit|state.Bgt            ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 73.19 MHz ( period = 13.664 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_3774           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 73.31 MHz ( period = 13.640 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_3872            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 73.32 MHz ( period = 13.638 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_2466            ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 73.36 MHz ( period = 13.632 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_2986            ; ControlUnit:ControlUnit|state.Slt            ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 73.37 MHz ( period = 13.630 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_2920          ; ControlUnit:ControlUnit|state.Addiu          ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_3476            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 73.86 MHz ( period = 13.540 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_2370            ; ControlUnit:ControlUnit|state.Jal            ; clock      ; clock    ; None                        ; None                      ; 0.626 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_3410           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_3182           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.34 MHz ( period = 12.930 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_3544            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_3510             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.68 MHz ( period = 11.672 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 85.68 MHz ( period = 11.672 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.442 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.442 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.406 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.567 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.567 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.567 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.567 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.375 ns               ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.375 ns               ;
; N/A                                     ; 86.67 MHz ( period = 11.538 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.353 ns               ;
; N/A                                     ; 86.67 MHz ( period = 11.538 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.353 ns               ;
; N/A                                     ; 86.84 MHz ( period = 11.516 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 87.10 MHz ( period = 11.481 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 87.10 MHz ( period = 11.481 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.479 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.479 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.267 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 87.39 MHz ( period = 11.443 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.236 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 87.65 MHz ( period = 11.409 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.218 ns               ;
; N/A                                     ; 87.65 MHz ( period = 11.409 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.218 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.214 ns               ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.231 ns               ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.231 ns               ;
; N/A                                     ; 87.78 MHz ( period = 11.392 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.231 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.389 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.191 ns               ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.191 ns               ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.92 MHz ( period = 11.374 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 87.94 MHz ( period = 11.371 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.364 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.364 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.363 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.363 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.350 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 88.13 MHz ( period = 11.347 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 88.13 MHz ( period = 11.347 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.332 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.332 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.26 MHz ( period = 11.330 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.26 MHz ( period = 11.330 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.26 MHz ( period = 11.330 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.138 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.138 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.138 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.138 ns               ;
; N/A                                     ; 88.30 MHz ( period = 11.325 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.119 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.097 ns               ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.304 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.116 ns               ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.094 ns               ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 88.59 MHz ( period = 11.288 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 11.073 ns               ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 11.073 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 88.67 MHz ( period = 11.278 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.67 MHz ( period = 11.278 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 11.068 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.271 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.062 ns               ;
; N/A                                     ; 88.75 MHz ( period = 11.267 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.83 MHz ( period = 11.257 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.83 MHz ( period = 11.257 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.84 MHz ( period = 11.256 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 11.048 ns               ;
; N/A                                     ; 88.85 MHz ( period = 11.255 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 11.040 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.244 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.244 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.97 MHz ( period = 11.240 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 11.027 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.239 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 11.048 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.239 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 11.048 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.041 ns               ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 11.045 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 89.12 MHz ( period = 11.221 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 11.017 ns               ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 11.023 ns               ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 11.023 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 89.24 MHz ( period = 11.206 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.24 MHz ( period = 11.206 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 10.995 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.204 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.204 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.204 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.204 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 89.28 MHz ( period = 11.201 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 89.32 MHz ( period = 11.196 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 10.987 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.185 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 11.005 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.185 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 11.005 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.180 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 11.013 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 10.962 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_3050          ; clock      ; clock    ; None                       ; None                       ; 0.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_3214          ; clock      ; clock    ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_3442    ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3018    ; clock      ; clock    ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_3310          ; clock      ; clock    ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_2306          ; clock      ; clock    ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_2274          ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_3116   ; clock      ; clock    ; None                       ; None                       ; 0.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_3710   ; clock      ; clock    ; None                       ; None                       ; 0.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_2338       ; clock      ; clock    ; None                       ; None                       ; 0.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_3904         ; clock      ; clock    ; None                       ; None                       ; 0.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_3278    ; clock      ; clock    ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_2792     ; clock      ; clock    ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_3246         ; clock      ; clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_2728     ; clock      ; clock    ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_2664     ; clock      ; clock    ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_3576      ; clock      ; clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_3148         ; clock      ; clock    ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_3376   ; clock      ; clock    ; None                       ; None                       ; 1.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_2600           ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3838     ; clock      ; clock    ; None                       ; None                       ; 1.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3838     ; clock      ; clock    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_3936    ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_3968          ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_3968          ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_2856     ; clock      ; clock    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_2434           ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; clock      ; clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 1.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_2466            ; clock      ; clock    ; None                       ; None                       ; 0.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 1.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_3610          ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 0.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_3838     ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_3182           ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_3410           ; clock      ; clock    ; None                       ; None                       ; 1.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[0]                     ; LoadBox:LoadBox|out[0]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[2]                     ; LoadBox:LoadBox|out[2]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[6]                     ; LoadBox:LoadBox|out[6]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; LoadBox:LoadBox|out[7]                                ; clock      ; clock    ; None                       ; None                       ; 0.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_3344            ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[4]                     ; LoadBox:LoadBox|out[4]                                ; clock      ; clock    ; None                       ; None                       ; 0.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[5]                     ; LoadBox:LoadBox|out[5]                                ; clock      ; clock    ; None                       ; None                       ; 0.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_3678            ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_2466            ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_3344            ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_3610          ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[3]                     ; LoadBox:LoadBox|out[3]                                ; clock      ; clock    ; None                       ; None                       ; 0.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_3182           ; clock      ; clock    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; clock      ; clock    ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_2888            ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_3084            ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_3544            ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[12]                    ; LoadBox:LoadBox|out[12]                               ; clock      ; clock    ; None                       ; None                       ; 0.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; LoadBox:LoadBox|out[29]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[19]                    ; LoadBox:LoadBox|out[19]                               ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[9]                     ; LoadBox:LoadBox|out[9]                                ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; LoadBox:LoadBox|out[30]                               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[23]                    ; LoadBox:LoadBox|out[23]                               ; clock      ; clock    ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[26]                    ; LoadBox:LoadBox|out[26]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[25]                    ; LoadBox:LoadBox|out[25]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[21]                    ; LoadBox:LoadBox|out[21]                               ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[20]                    ; LoadBox:LoadBox|out[20]                               ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[16]                    ; LoadBox:LoadBox|out[16]                               ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[22]                    ; LoadBox:LoadBox|out[22]                               ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[27]                    ; LoadBox:LoadBox|out[27]                               ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[28]                    ; LoadBox:LoadBox|out[28]                               ; clock      ; clock    ; None                       ; None                       ; 0.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[18]                    ; LoadBox:LoadBox|out[18]                               ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[10]                    ; LoadBox:LoadBox|out[10]                               ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[11]                    ; LoadBox:LoadBox|out[11]                               ; clock      ; clock    ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_3410           ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jump                  ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_3476            ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[31]                    ; LoadBox:LoadBox|out[31]                               ; clock      ; clock    ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_3544            ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[17]                    ; LoadBox:LoadBox|out[17]                               ; clock      ; clock    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[15]                    ; LoadBox:LoadBox|out[15]                               ; clock      ; clock    ; None                       ; None                       ; 0.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[24]                    ; LoadBox:LoadBox|out[24]                               ; clock      ; clock    ; None                       ; None                       ; 0.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bne_2824            ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[14]                    ; LoadBox:LoadBox|out[14]                               ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[13]                    ; LoadBox:LoadBox|out[13]                               ; clock      ; clock    ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_2986            ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[8]                     ; LoadBox:LoadBox|out[8]                                ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_3410           ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sra_3344            ; clock      ; clock    ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_3610          ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb                ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lui_2466            ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; clock      ; clock    ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 2.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_2986            ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Srav_3182           ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_3476            ; clock      ; clock    ; None                       ; None                       ; 2.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_3084            ; clock      ; clock    ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_3084            ; clock      ; clock    ; None                       ; None                       ; 2.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_3644            ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave                 ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 3.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_2632             ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 3.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_3774           ; clock      ; clock    ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 2.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; clock      ; clock    ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_3510             ; clock      ; clock    ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; clock      ; clock    ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_3678            ; clock      ; clock    ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_3476            ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_3774           ; clock      ; clock    ; None                       ; None                       ; 2.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_2824            ; clock      ; clock    ; None                       ; None                       ; 2.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_2952    ; clock      ; clock    ; None                       ; None                       ; 3.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; clock      ; clock    ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_2986            ; clock      ; clock    ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_3344            ; clock      ; clock    ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Mult_2242           ; clock      ; clock    ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jr_3510             ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jump_2402           ; clock      ; clock    ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_2500         ; clock      ; clock    ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_2986            ; clock      ; clock    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_3644            ; clock      ; clock    ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_3644            ; clock      ; clock    ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Rte_3544            ; clock      ; clock    ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_2568          ; clock      ; clock    ; None                       ; None                       ; 2.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Beq_2888            ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_2824            ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_2466            ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_2824            ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_3774           ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_2370            ; clock      ; clock    ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_2534         ; clock      ; clock    ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.Wait_3806           ; clock      ; clock    ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_3410           ; clock      ; clock    ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742 ; clock      ; clock    ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_3182           ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addiu_2920          ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 15.222 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.150 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.088 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 15.029 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.980 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.784 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.711 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.705 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.690 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.638 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.575 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.548 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.525 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.370 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.317 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.226 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.217 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 14.125 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.992 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.973 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.827 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.813 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.773 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.730 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.703 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.666 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.606 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.561 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.535 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.520 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.496 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.481 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.381 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.298 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.213 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.160 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.117 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.095 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.081 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.069 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 13.019 ns  ; LoadBox:LoadBox|out[30]                     ; MuxMemToRegOut[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.005 ns  ; LoadBox:LoadBox|out[28]                     ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 12.935 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.898 ns  ; LoadBox:LoadBox|out[13]                     ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 12.814 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.803 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.760 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.671 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.646 ns  ; LoadBox:LoadBox|out[14]                     ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 12.624 ns  ; LoadBox:LoadBox|out[11]                     ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 12.622 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.607 ns  ; LoadBox:LoadBox|out[10]                     ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 12.572 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.539 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.510 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.505 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.442 ns  ; LoadBox:LoadBox|out[26]                     ; MuxMemToRegOut[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.377 ns  ; LoadBox:LoadBox|out[1]                      ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 12.359 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.325 ns  ; LoadBox:LoadBox|out[15]                     ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 12.283 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.259 ns  ; LoadBox:LoadBox|out[29]                     ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.259 ns  ; LoadBox:LoadBox|out[6]                      ; MuxMemToRegOut[6]    ; clock      ;
; N/A                                     ; None                                                ; 12.248 ns  ; LoadBox:LoadBox|out[17]                     ; MuxMemToRegOut[17]   ; clock      ;
; N/A                                     ; None                                                ; 12.220 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.139 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.126 ns  ; LoadBox:LoadBox|out[16]                     ; MuxMemToRegOut[16]   ; clock      ;
; N/A                                     ; None                                                ; 12.075 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 12.048 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.995 ns  ; LoadBox:LoadBox|out[7]                      ; MuxMemToRegOut[7]    ; clock      ;
; N/A                                     ; None                                                ; 11.973 ns  ; LoadBox:LoadBox|out[5]                      ; MuxMemToRegOut[5]    ; clock      ;
; N/A                                     ; None                                                ; 11.962 ns  ; LoadBox:LoadBox|out[18]                     ; MuxMemToRegOut[18]   ; clock      ;
; N/A                                     ; None                                                ; 11.958 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.952 ns  ; LoadBox:LoadBox|out[9]                      ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 11.948 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.945 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.884 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.847 ns  ; LoadBox:LoadBox|out[8]                      ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 11.842 ns  ; LoadBox:LoadBox|out[0]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.826 ns  ; LoadBox:LoadBox|out[4]                      ; MuxMemToRegOut[4]    ; clock      ;
; N/A                                     ; None                                                ; 11.787 ns  ; LoadBox:LoadBox|out[25]                     ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 11.767 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.754 ns  ; LoadBox:LoadBox|out[27]                     ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 11.723 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.720 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.716 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.695 ns  ; LoadBox:LoadBox|out[19]                     ; MuxMemToRegOut[19]   ; clock      ;
; N/A                                     ; None                                                ; 11.689 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.682 ns  ; ControlUnit:ControlUnit|state.Addi          ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 11.678 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.648 ns  ; LoadBox:LoadBox|out[22]                     ; MuxMemToRegOut[22]   ; clock      ;
; N/A                                     ; None                                                ; 11.618 ns  ; LoadBox:LoadBox|out[2]                      ; MuxMemToRegOut[2]    ; clock      ;
; N/A                                     ; None                                                ; 11.616 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.607 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.592 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.591 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.585 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.532 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 11.519 ns  ; LoadBox:LoadBox|out[31]                     ; MuxMemToRegOut[31]   ; clock      ;
; N/A                                     ; None                                                ; 11.516 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.510 ns  ; LoadBox:LoadBox|out[3]                      ; MuxMemToRegOut[3]    ; clock      ;
; N/A                                     ; None                                                ; 11.482 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.443 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 11.436 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.412 ns  ; Registrador:PC|Saida[18]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.394 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.385 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.384 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.380 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.379 ns  ; LoadBox:LoadBox|out[23]                     ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 11.358 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.341 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 11.337 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.298 ns  ; LoadBox:LoadBox|out[12]                     ; MuxMemToRegOut[12]   ; clock      ;
; N/A                                     ; None                                                ; 11.294 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 11.269 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.261 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 11.260 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.252 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 11.245 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.208 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.205 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 11.198 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.195 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.192 ns  ; LoadBox:LoadBox|out[21]                     ; MuxMemToRegOut[21]   ; clock      ;
; N/A                                     ; None                                                ; 11.183 ns  ; LoadBox:LoadBox|out[20]                     ; MuxMemToRegOut[20]   ; clock      ;
; N/A                                     ; None                                                ; 11.181 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 11.174 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.167 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.129 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.115 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 11.092 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 11.085 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 11.070 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 11.069 ns  ; LoadBox:LoadBox|out[24]                     ; MuxMemToRegOut[24]   ; clock      ;
; N/A                                     ; None                                                ; 11.056 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.051 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 11.045 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.036 ns  ; Registrador:A|Saida[29]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 11.023 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 10.989 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.972 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.959 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.951 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.950 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.932 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.924 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 10.910 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 10.909 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.905 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.883 ns  ; ControlUnit:ControlUnit|state.Addi          ; stateout[3]          ; clock      ;
; N/A                                     ; None                                                ; 10.877 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 10.870 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 10.863 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.850 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 10.834 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.819 ns  ; ControlUnit:ControlUnit|state.SllvOp        ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.815 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 10.802 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.788 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 10.783 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.782 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.768 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[16]   ; clock      ;
; N/A                                     ; None                                                ; 10.764 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[25]   ; clock      ;
; N/A                                     ; None                                                ; 10.759 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.742 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[9]    ; clock      ;
; N/A                                     ; None                                                ; 10.740 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[6]    ; clock      ;
; N/A                                     ; None                                                ; 10.738 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.733 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 10.725 ns  ; Registrador:PC|Saida[20]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.715 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[27]   ; clock      ;
; N/A                                     ; None                                                ; 10.712 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.704 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[10]   ; clock      ;
; N/A                                     ; None                                                ; 10.696 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[13]   ; clock      ;
; N/A                                     ; None                                                ; 10.690 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.688 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 10.686 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[15]   ; clock      ;
; N/A                                     ; None                                                ; 10.681 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[14]   ; clock      ;
; N/A                                     ; None                                                ; 10.670 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.659 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 10.644 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[18]   ; clock      ;
; N/A                                     ; None                                                ; 10.625 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[11]   ; clock      ;
; N/A                                     ; None                                                ; 10.624 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 10.618 ns  ; ControlUnit:ControlUnit|state.SllOp         ; stateout[1]          ; clock      ;
; N/A                                     ; None                                                ; 10.612 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[28]   ; clock      ;
; N/A                                     ; None                                                ; 10.607 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.599 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[8]    ; clock      ;
; N/A                                     ; None                                                ; 10.597 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[23]   ; clock      ;
; N/A                                     ; None                                                ; 10.592 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxALUSourceBOut[29] ; clock      ;
; N/A                                     ; None                                                ; 10.577 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[16]   ; clock      ;
; N/A                                     ; None                                                ; 10.577 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 10.573 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.563 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[29]   ; clock      ;
; N/A                                     ; None                                                ; 10.558 ns  ; Registrador:PC|Saida[29]                    ; MuxMemToRegOut[0]    ; clock      ;
; N/A                                     ; None                                                ; 10.556 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxALUSourceBOut[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+----------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 19:37:17 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_3410" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_3050" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_3182" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_3018" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_3376" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_3442" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_3214" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_3246" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_3116" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_3278" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_3310" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_3148" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_3344" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_3476" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_3084" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_3710" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_3510" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_2632" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_3904" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_2952" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_2600" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_3936" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_2274" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_2792" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_2856" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_2986" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_2728" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_2664" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_3678" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_2370" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_3544" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_3968" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_2306" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_2824" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_2888" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_2760" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_2696" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_3774" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_2466" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_3610" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_3644" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_2920" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_3872" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_2402" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_3576" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_2338" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_3742" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_2434" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_2534" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_2568" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_2500" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_3838" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_3806" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_2242" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector67~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector67~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal13~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector12~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr45~0" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bgt~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bgt~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector138~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector138~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector138~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector132~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
Info: Clock "clock" has Internal fmax of 64.03 MHz between source register "ControlUnit:ControlUnit|nextstate.SraOp_3310" and destination register "ControlUnit:ControlUnit|state.SraOp" (period= 15.618 ns)
    Info: + Longest register to register delay is 0.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_3310'
        Info: 2: + IC(0.301 ns) + CELL(0.309 ns) = 0.610 ns; Loc. = LCFF_X7_Y13_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
        Info: Total cell delay = 0.309 ns ( 50.66 % )
        Info: Total interconnect delay = 0.301 ns ( 49.34 % )
    Info: - Smallest clock skew is -7.109 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1446; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N11; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.SraOp'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
        Info: - Longest clock path from clock "clock" to source register is 9.597 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(1.207 ns) + CELL(0.712 ns) = 2.773 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.737 ns) + CELL(0.366 ns) = 3.876 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr18~0'
            Info: 4: + IC(0.290 ns) + CELL(0.366 ns) = 4.532 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bgt~1'
            Info: 5: + IC(0.311 ns) + CELL(0.225 ns) = 5.068 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bgt~2'
            Info: 6: + IC(0.243 ns) + CELL(0.228 ns) = 5.539 ns; Loc. = LCCOMB_X9_Y15_N2; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector138~1'
            Info: 7: + IC(0.565 ns) + CELL(0.366 ns) = 6.470 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector138~2'
            Info: 8: + IC(1.968 ns) + CELL(0.000 ns) = 8.438 ns; Loc. = CLKCTRL_G12; Fanout = 30; COMB Node = 'ControlUnit:ControlUnit|Selector138~2clkctrl'
            Info: 9: + IC(0.934 ns) + CELL(0.225 ns) = 9.597 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_3310'
            Info: Total cell delay = 3.342 ns ( 34.82 % )
            Info: Total interconnect delay = 6.255 ns ( 65.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Srl" and destination pin or register "ControlUnit:ControlUnit|nextstate.SrlOp_3050" for clock "clock" (Hold time is 6.353 ns)
    Info: + Largest clock skew is 6.942 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.430 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(1.207 ns) + CELL(0.712 ns) = 2.773 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.737 ns) + CELL(0.366 ns) = 3.876 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr18~0'
            Info: 4: + IC(0.290 ns) + CELL(0.366 ns) = 4.532 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bgt~1'
            Info: 5: + IC(0.311 ns) + CELL(0.225 ns) = 5.068 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bgt~2'
            Info: 6: + IC(0.243 ns) + CELL(0.228 ns) = 5.539 ns; Loc. = LCCOMB_X9_Y15_N2; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector138~1'
            Info: 7: + IC(0.565 ns) + CELL(0.366 ns) = 6.470 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector138~2'
            Info: 8: + IC(1.968 ns) + CELL(0.000 ns) = 8.438 ns; Loc. = CLKCTRL_G12; Fanout = 30; COMB Node = 'ControlUnit:ControlUnit|Selector138~2clkctrl'
            Info: 9: + IC(0.939 ns) + CELL(0.053 ns) = 9.430 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SrlOp_3050'
            Info: Total cell delay = 3.170 ns ( 33.62 % )
            Info: Total interconnect delay = 6.260 ns ( 66.38 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1446; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N3; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Srl'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y13_N3; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Srl'
        Info: 2: + IC(0.267 ns) + CELL(0.228 ns) = 0.495 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SrlOp_3050'
        Info: Total cell delay = 0.228 ns ( 46.06 % )
        Info: Total interconnect delay = 0.267 ns ( 53.94 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.BneCompare" is 15.222 ns
    Info: + Longest clock path from clock "clock" to source register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1446; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N17; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.BneCompare'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y13_N17; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.BneCompare'
        Info: 2: + IC(0.613 ns) + CELL(0.366 ns) = 0.979 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 53; COMB Node = 'ControlUnit:ControlUnit|WideOr29~0'
        Info: 3: + IC(0.937 ns) + CELL(0.228 ns) = 2.144 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 7; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux28~0'
        Info: 4: + IC(0.678 ns) + CELL(0.225 ns) = 3.047 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~22'
        Info: 5: + IC(0.258 ns) + CELL(0.272 ns) = 3.577 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 6: + IC(0.217 ns) + CELL(0.053 ns) = 3.847 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~7'
        Info: 7: + IC(0.218 ns) + CELL(0.154 ns) = 4.219 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~8'
        Info: 8: + IC(0.746 ns) + CELL(0.053 ns) = 5.018 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 5.295 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 10: + IC(0.218 ns) + CELL(0.053 ns) = 5.566 ns; Loc. = LCCOMB_X14_Y12_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~11DUPLICATE'
        Info: 11: + IC(0.220 ns) + CELL(0.053 ns) = 5.839 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~12DUPLICATE'
        Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 6.114 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~13'
        Info: 13: + IC(0.229 ns) + CELL(0.053 ns) = 6.396 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~14'
        Info: 14: + IC(0.217 ns) + CELL(0.053 ns) = 6.666 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~15'
        Info: 15: + IC(0.229 ns) + CELL(0.053 ns) = 6.948 ns; Loc. = LCCOMB_X14_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~16'
        Info: 16: + IC(0.599 ns) + CELL(0.053 ns) = 7.600 ns; Loc. = LCCOMB_X13_Y13_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~17'
        Info: 17: + IC(0.228 ns) + CELL(0.053 ns) = 7.881 ns; Loc. = LCCOMB_X13_Y13_N20; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[27]~18'
        Info: 18: + IC(0.232 ns) + CELL(0.053 ns) = 8.166 ns; Loc. = LCCOMB_X13_Y13_N26; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[29]~19'
        Info: 19: + IC(0.328 ns) + CELL(0.053 ns) = 8.547 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[31]~20'
        Info: 20: + IC(0.658 ns) + CELL(0.053 ns) = 9.258 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 6; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1DUPLICATE'
        Info: 21: + IC(1.228 ns) + CELL(2.154 ns) = 12.640 ns; Loc. = PIN_G21; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.141 ns ( 32.76 % )
        Info: Total interconnect delay = 8.499 ns ( 67.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Fri May 17 19:37:19 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


