

================================================================
== Vitis HLS Report for 'load_norms'
================================================================
* Date:           Wed Jul 31 16:59:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      815|      815|  8.150 us|  8.150 us|  815|  815|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%norm_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %norm_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 9 'read' 'norm_bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %norm_bias_read" [Deit_cpp/src/layernorm.cpp:19]   --->   Operation 10 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln16_for_block_dim_out, i64 %norm_bias_read, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 11 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln16_for_block_dim_out, i64 %norm_bias_read, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 12 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%norm_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %norm_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 13 'read' 'norm_weights_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %norm_weights_read" [Deit_cpp/src/layernorm.cpp:31]   --->   Operation 14 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln28_for_block_dim_out, i64 %norm_weights_read, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 15 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln28_for_block_dim_out, i64 %norm_weights_read, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 16 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.17>
ST_5 : Operation 17 [1/1] (1.08ns)   --->   "%empty = add i64 %norm_bias_read, i64 384" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 17 'add' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 18 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln40_for_block_dim_out, i64 %empty, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 18 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln40_for_block_dim_out, i64 %empty, i256 %weights, i5 %trunc_ln19, i128 %norm1_bias" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 19 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.17>
ST_7 : Operation 20 [1/1] (1.08ns)   --->   "%empty_202 = add i64 %norm_weights_read, i64 384" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 20 'add' 'empty_202' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 21 [2/2] (1.08ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln52_for_block_dim_out, i64 %empty_202, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 21 'call' 'call_ln11' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln11 = call void @load_norms_Pipeline__ln52_for_block_dim_out, i64 %empty_202, i256 %weights, i5 %trunc_ln31, i128 %norm1_weights" [Deit_cpp/src/layernorm.cpp:11]   --->   Operation 23 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [Deit_cpp/src/layernorm.cpp:62]   --->   Operation 24 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.08ns
The critical path consists of the following:
	wire read operation ('norm_bias', Deit_cpp/src/layernorm.cpp:11) on port 'norm_bias' (Deit_cpp/src/layernorm.cpp:11) [7]  (0 ns)
	'call' operation ('call_ln11', Deit_cpp/src/layernorm.cpp:11) to 'load_norms_Pipeline__ln16_for_block_dim_out' [10]  (1.08 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.08ns
The critical path consists of the following:
	wire read operation ('norm_weights', Deit_cpp/src/layernorm.cpp:11) on port 'norm_weights' (Deit_cpp/src/layernorm.cpp:11) [8]  (0 ns)
	'call' operation ('call_ln11', Deit_cpp/src/layernorm.cpp:11) to 'load_norms_Pipeline__ln28_for_block_dim_out' [12]  (1.08 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.17ns
The critical path consists of the following:
	'add' operation ('empty', Deit_cpp/src/layernorm.cpp:11) [13]  (1.08 ns)
	'call' operation ('call_ln11', Deit_cpp/src/layernorm.cpp:11) to 'load_norms_Pipeline__ln40_for_block_dim_out' [14]  (1.08 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.17ns
The critical path consists of the following:
	'add' operation ('empty_202', Deit_cpp/src/layernorm.cpp:11) [15]  (1.08 ns)
	'call' operation ('call_ln11', Deit_cpp/src/layernorm.cpp:11) to 'load_norms_Pipeline__ln52_for_block_dim_out' [16]  (1.08 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
