{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 13:46:36 2018 " "Info: Processing started: Tue May 08 13:46:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_one -c traffic_one " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_one -c traffic_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traffic_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_one-structural " "Info: Found design unit 1: traffic_one-structural" {  } { { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traffic_one " "Info: Found entity 1: traffic_one" {  } { { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_one " "Info: Elaborating entity \"traffic_one\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_hz.vhd 2 1 " "Warning: Using design file clock_hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_hz-behavior " "Info: Found design unit 1: clock_hz-behavior" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_hz " "Info: Found entity 1: clock_hz" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_hz clock_hz:U1 " "Info: Elaborating entity \"clock_hz\" for hierarchy \"clock_hz:U1\"" {  } { { "traffic_one.vhd" "U1" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.vhd 2 1 " "Warning: Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-trigger_arch " "Info: Found design unit 1: trigger-trigger_arch" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:U2 " "Info: Elaborating entity \"trigger\" for hierarchy \"trigger:U2\"" {  } { { "traffic_one.vhd" "U2" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prototype.vhd 2 1 " "Warning: Using design file prototype.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prototype-behaviour " "Info: Found design unit 1: prototype-behaviour" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prototype " "Info: Found entity 1: prototype" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prototype prototype:U3 " "Info: Elaborating entity \"prototype\" for hierarchy \"prototype:U3\"" {  } { { "traffic_one.vhd" "U3" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_state prototype.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at prototype.vhd(15): used implicit default value for signal \"next_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Info: Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Info: Implemented 123 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 13:46:38 2018 " "Info: Processing ended: Tue May 08 13:46:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 13:46:39 2018 " "Info: Processing started: Tue May 08 13:46:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_one EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"traffic_one\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "trig " "Info: Pin trig not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { trig } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_a\[0\] " "Info: Pin rob_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_a[0] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_a\[1\] " "Info: Pin rob_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_a[1] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_a\[2\] " "Info: Pin rob_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_a[2] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_b\[0\] " "Info: Pin rob_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_b[0] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_b\[1\] " "Info: Pin rob_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_b[1] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rob_b\[2\] " "Info: Pin rob_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rob_b[2] } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rob_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "echo " "Info: Pin echo not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { echo } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_hz:U1\|temp " "Info: Destination node clock_hz:U1\|temp" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hz:U1|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_hz:U1\|temp  " "Info: Automatically promoted node clock_hz:U1\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_hz:U1\|temp~0 " "Info: Destination node clock_hz:U1\|temp~0" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hz:U1|temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hz:U1|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prototype:U3\|count\[4\]~17 " "Info: Destination node prototype:U3\|count\[4\]~17" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prototype:U3|count[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rst } } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 1 7 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 1 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.337 ns register register " "Info: Estimated most critical path is register to register delay of 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_hz:U1\|counter\[0\] 1 REG LAB_X50_Y31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y31; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hz:U1|counter[0] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.414 ns) 1.069 ns clock_hz:U1\|Add0~1 2 COMB LAB_X49_Y31 2 " "Info: 2: + IC(0.655 ns) + CELL(0.414 ns) = 1.069 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { clock_hz:U1|counter[0] clock_hz:U1|Add0~1 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.140 ns clock_hz:U1\|Add0~3 3 COMB LAB_X49_Y31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.140 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~1 clock_hz:U1|Add0~3 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.211 ns clock_hz:U1\|Add0~5 4 COMB LAB_X49_Y31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.211 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~3 clock_hz:U1|Add0~5 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.282 ns clock_hz:U1\|Add0~7 5 COMB LAB_X49_Y31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.282 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~5 clock_hz:U1|Add0~7 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.353 ns clock_hz:U1\|Add0~9 6 COMB LAB_X49_Y31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.353 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~7 clock_hz:U1|Add0~9 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.424 ns clock_hz:U1\|Add0~11 7 COMB LAB_X49_Y31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.424 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~9 clock_hz:U1|Add0~11 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.495 ns clock_hz:U1\|Add0~13 8 COMB LAB_X49_Y31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.495 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~11 clock_hz:U1|Add0~13 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.566 ns clock_hz:U1\|Add0~15 9 COMB LAB_X49_Y31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.566 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~13 clock_hz:U1|Add0~15 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.637 ns clock_hz:U1\|Add0~17 10 COMB LAB_X49_Y31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.637 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~15 clock_hz:U1|Add0~17 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.708 ns clock_hz:U1\|Add0~19 11 COMB LAB_X49_Y31 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.708 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~17 clock_hz:U1|Add0~19 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.779 ns clock_hz:U1\|Add0~21 12 COMB LAB_X49_Y31 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.779 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~19 clock_hz:U1|Add0~21 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.850 ns clock_hz:U1\|Add0~23 13 COMB LAB_X49_Y31 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.850 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~21 clock_hz:U1|Add0~23 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.921 ns clock_hz:U1\|Add0~25 14 COMB LAB_X49_Y31 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.921 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~23 clock_hz:U1|Add0~25 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.992 ns clock_hz:U1\|Add0~27 15 COMB LAB_X49_Y31 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.992 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~25 clock_hz:U1|Add0~27 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.063 ns clock_hz:U1\|Add0~29 16 COMB LAB_X49_Y31 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.063 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~27 clock_hz:U1|Add0~29 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.134 ns clock_hz:U1\|Add0~31 17 COMB LAB_X49_Y31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.134 ns; Loc. = LAB_X49_Y31; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~29 clock_hz:U1|Add0~31 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.295 ns clock_hz:U1\|Add0~33 18 COMB LAB_X49_Y30 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.295 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { clock_hz:U1|Add0~31 clock_hz:U1|Add0~33 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.366 ns clock_hz:U1\|Add0~35 19 COMB LAB_X49_Y30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.366 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~33 clock_hz:U1|Add0~35 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.437 ns clock_hz:U1\|Add0~37 20 COMB LAB_X49_Y30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.437 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~35 clock_hz:U1|Add0~37 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.508 ns clock_hz:U1\|Add0~39 21 COMB LAB_X49_Y30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.508 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~37 clock_hz:U1|Add0~39 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.579 ns clock_hz:U1\|Add0~41 22 COMB LAB_X49_Y30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.579 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~39 clock_hz:U1|Add0~41 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.650 ns clock_hz:U1\|Add0~43 23 COMB LAB_X49_Y30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.650 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~41 clock_hz:U1|Add0~43 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.721 ns clock_hz:U1\|Add0~45 24 COMB LAB_X49_Y30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.721 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~43 clock_hz:U1|Add0~45 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.792 ns clock_hz:U1\|Add0~47 25 COMB LAB_X49_Y30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.792 ns; Loc. = LAB_X49_Y30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~45 clock_hz:U1|Add0~47 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.202 ns clock_hz:U1\|Add0~48 26 COMB LAB_X49_Y30 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.202 ns; Loc. = LAB_X49_Y30; Fanout = 1; COMB Node = 'clock_hz:U1\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clock_hz:U1|Add0~47 clock_hz:U1|Add0~48 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.438 ns) 4.253 ns clock_hz:U1\|counter~11 27 COMB LAB_X48_Y31 1 " "Info: 27: + IC(0.613 ns) + CELL(0.438 ns) = 4.253 ns; Loc. = LAB_X48_Y31; Fanout = 1; COMB Node = 'clock_hz:U1\|counter~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { clock_hz:U1|Add0~48 clock_hz:U1|counter~11 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.337 ns clock_hz:U1\|counter\[24\] 28 REG LAB_X48_Y31 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.337 ns; Loc. = LAB_X48_Y31; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_hz:U1|counter~11 clock_hz:U1|counter[24] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 68.69 % ) " "Info: Total cell delay = 2.979 ns ( 68.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.358 ns ( 31.31 % ) " "Info: Total interconnect delay = 1.358 ns ( 31.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { clock_hz:U1|counter[0] clock_hz:U1|Add0~1 clock_hz:U1|Add0~3 clock_hz:U1|Add0~5 clock_hz:U1|Add0~7 clock_hz:U1|Add0~9 clock_hz:U1|Add0~11 clock_hz:U1|Add0~13 clock_hz:U1|Add0~15 clock_hz:U1|Add0~17 clock_hz:U1|Add0~19 clock_hz:U1|Add0~21 clock_hz:U1|Add0~23 clock_hz:U1|Add0~25 clock_hz:U1|Add0~27 clock_hz:U1|Add0~29 clock_hz:U1|Add0~31 clock_hz:U1|Add0~33 clock_hz:U1|Add0~35 clock_hz:U1|Add0~37 clock_hz:U1|Add0~39 clock_hz:U1|Add0~41 clock_hz:U1|Add0~43 clock_hz:U1|Add0~45 clock_hz:U1|Add0~47 clock_hz:U1|Add0~48 clock_hz:U1|counter~11 clock_hz:U1|counter[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trig 0 " "Info: Pin \"trig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_a\[0\] 0 " "Info: Pin \"rob_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_a\[1\] 0 " "Info: Pin \"rob_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_a\[2\] 0 " "Info: Pin \"rob_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_b\[0\] 0 " "Info: Pin \"rob_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_b\[1\] 0 " "Info: Pin \"rob_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rob_b\[2\] 0 " "Info: Pin \"rob_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 13:46:44 2018 " "Info: Processing ended: Tue May 08 13:46:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 13:46:45 2018 " "Info: Processing started: Tue May 08 13:46:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 13:46:47 2018 " "Info: Processing ended: Tue May 08 13:46:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 13:46:47 2018 " "Info: Processing started: Tue May 08 13:46:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_hz:U1\|temp " "Info: Detected ripple clock \"clock_hz:U1\|temp\" as buffer" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_hz:U1\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock_hz:U1\|counter\[0\] register clock_hz:U1\|counter\[24\] 223.26 MHz 4.479 ns Internal " "Info: Clock \"clk\" has Internal fmax of 223.26 MHz between source register \"clock_hz:U1\|counter\[0\]\" and destination register \"clock_hz:U1\|counter\[24\]\" (period= 4.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.276 ns + Longest register register " "Info: + Longest register to register delay is 4.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_hz:U1\|counter\[0\] 1 REG LCFF_X50_Y31_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y31_N9; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hz:U1|counter[0] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.393 ns) 0.893 ns clock_hz:U1\|Add0~1 2 COMB LCCOMB_X49_Y31_N0 2 " "Info: 2: + IC(0.500 ns) + CELL(0.393 ns) = 0.893 ns; Loc. = LCCOMB_X49_Y31_N0; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { clock_hz:U1|counter[0] clock_hz:U1|Add0~1 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.964 ns clock_hz:U1\|Add0~3 3 COMB LCCOMB_X49_Y31_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.964 ns; Loc. = LCCOMB_X49_Y31_N2; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~1 clock_hz:U1|Add0~3 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.035 ns clock_hz:U1\|Add0~5 4 COMB LCCOMB_X49_Y31_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.035 ns; Loc. = LCCOMB_X49_Y31_N4; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~3 clock_hz:U1|Add0~5 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.106 ns clock_hz:U1\|Add0~7 5 COMB LCCOMB_X49_Y31_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.106 ns; Loc. = LCCOMB_X49_Y31_N6; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~5 clock_hz:U1|Add0~7 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.177 ns clock_hz:U1\|Add0~9 6 COMB LCCOMB_X49_Y31_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.177 ns; Loc. = LCCOMB_X49_Y31_N8; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~7 clock_hz:U1|Add0~9 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.248 ns clock_hz:U1\|Add0~11 7 COMB LCCOMB_X49_Y31_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.248 ns; Loc. = LCCOMB_X49_Y31_N10; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~9 clock_hz:U1|Add0~11 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.319 ns clock_hz:U1\|Add0~13 8 COMB LCCOMB_X49_Y31_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.319 ns; Loc. = LCCOMB_X49_Y31_N12; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~11 clock_hz:U1|Add0~13 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.478 ns clock_hz:U1\|Add0~15 9 COMB LCCOMB_X49_Y31_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.478 ns; Loc. = LCCOMB_X49_Y31_N14; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_hz:U1|Add0~13 clock_hz:U1|Add0~15 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.549 ns clock_hz:U1\|Add0~17 10 COMB LCCOMB_X49_Y31_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.549 ns; Loc. = LCCOMB_X49_Y31_N16; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~15 clock_hz:U1|Add0~17 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.620 ns clock_hz:U1\|Add0~19 11 COMB LCCOMB_X49_Y31_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.620 ns; Loc. = LCCOMB_X49_Y31_N18; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~17 clock_hz:U1|Add0~19 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.691 ns clock_hz:U1\|Add0~21 12 COMB LCCOMB_X49_Y31_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.691 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~19 clock_hz:U1|Add0~21 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.762 ns clock_hz:U1\|Add0~23 13 COMB LCCOMB_X49_Y31_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.762 ns; Loc. = LCCOMB_X49_Y31_N22; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~21 clock_hz:U1|Add0~23 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.833 ns clock_hz:U1\|Add0~25 14 COMB LCCOMB_X49_Y31_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.833 ns; Loc. = LCCOMB_X49_Y31_N24; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~23 clock_hz:U1|Add0~25 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.904 ns clock_hz:U1\|Add0~27 15 COMB LCCOMB_X49_Y31_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.904 ns; Loc. = LCCOMB_X49_Y31_N26; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~25 clock_hz:U1|Add0~27 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.975 ns clock_hz:U1\|Add0~29 16 COMB LCCOMB_X49_Y31_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.975 ns; Loc. = LCCOMB_X49_Y31_N28; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~27 clock_hz:U1|Add0~29 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.121 ns clock_hz:U1\|Add0~31 17 COMB LCCOMB_X49_Y31_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.121 ns; Loc. = LCCOMB_X49_Y31_N30; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clock_hz:U1|Add0~29 clock_hz:U1|Add0~31 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.192 ns clock_hz:U1\|Add0~33 18 COMB LCCOMB_X49_Y30_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.192 ns; Loc. = LCCOMB_X49_Y30_N0; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~31 clock_hz:U1|Add0~33 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.263 ns clock_hz:U1\|Add0~35 19 COMB LCCOMB_X49_Y30_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.263 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~33 clock_hz:U1|Add0~35 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.334 ns clock_hz:U1\|Add0~37 20 COMB LCCOMB_X49_Y30_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.334 ns; Loc. = LCCOMB_X49_Y30_N4; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~35 clock_hz:U1|Add0~37 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.405 ns clock_hz:U1\|Add0~39 21 COMB LCCOMB_X49_Y30_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.405 ns; Loc. = LCCOMB_X49_Y30_N6; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~37 clock_hz:U1|Add0~39 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.476 ns clock_hz:U1\|Add0~41 22 COMB LCCOMB_X49_Y30_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.476 ns; Loc. = LCCOMB_X49_Y30_N8; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~39 clock_hz:U1|Add0~41 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.547 ns clock_hz:U1\|Add0~43 23 COMB LCCOMB_X49_Y30_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.547 ns; Loc. = LCCOMB_X49_Y30_N10; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~41 clock_hz:U1|Add0~43 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.618 ns clock_hz:U1\|Add0~45 24 COMB LCCOMB_X49_Y30_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.618 ns; Loc. = LCCOMB_X49_Y30_N12; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clock_hz:U1|Add0~43 clock_hz:U1|Add0~45 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.777 ns clock_hz:U1\|Add0~47 25 COMB LCCOMB_X49_Y30_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.777 ns; Loc. = LCCOMB_X49_Y30_N14; Fanout = 2; COMB Node = 'clock_hz:U1\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clock_hz:U1|Add0~45 clock_hz:U1|Add0~47 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.187 ns clock_hz:U1\|Add0~48 26 COMB LCCOMB_X49_Y30_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.187 ns; Loc. = LCCOMB_X49_Y30_N16; Fanout = 1; COMB Node = 'clock_hz:U1\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clock_hz:U1|Add0~47 clock_hz:U1|Add0~48 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 4.192 ns clock_hz:U1\|counter~11 27 COMB LCCOMB_X48_Y31_N0 1 " "Info: 27: + IC(0.730 ns) + CELL(0.275 ns) = 4.192 ns; Loc. = LCCOMB_X48_Y31_N0; Fanout = 1; COMB Node = 'clock_hz:U1\|counter~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { clock_hz:U1|Add0~48 clock_hz:U1|counter~11 } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.276 ns clock_hz:U1\|counter\[24\] 28 REG LCFF_X48_Y31_N1 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.276 ns; Loc. = LCFF_X48_Y31_N1; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_hz:U1|counter~11 clock_hz:U1|counter[24] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 71.23 % ) " "Info: Total cell delay = 3.046 ns ( 71.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 28.77 % ) " "Info: Total interconnect delay = 1.230 ns ( 28.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.276 ns" { clock_hz:U1|counter[0] clock_hz:U1|Add0~1 clock_hz:U1|Add0~3 clock_hz:U1|Add0~5 clock_hz:U1|Add0~7 clock_hz:U1|Add0~9 clock_hz:U1|Add0~11 clock_hz:U1|Add0~13 clock_hz:U1|Add0~15 clock_hz:U1|Add0~17 clock_hz:U1|Add0~19 clock_hz:U1|Add0~21 clock_hz:U1|Add0~23 clock_hz:U1|Add0~25 clock_hz:U1|Add0~27 clock_hz:U1|Add0~29 clock_hz:U1|Add0~31 clock_hz:U1|Add0~33 clock_hz:U1|Add0~35 clock_hz:U1|Add0~37 clock_hz:U1|Add0~39 clock_hz:U1|Add0~41 clock_hz:U1|Add0~43 clock_hz:U1|Add0~45 clock_hz:U1|Add0~47 clock_hz:U1|Add0~48 clock_hz:U1|counter~11 clock_hz:U1|counter[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.276 ns" { clock_hz:U1|counter[0] {} clock_hz:U1|Add0~1 {} clock_hz:U1|Add0~3 {} clock_hz:U1|Add0~5 {} clock_hz:U1|Add0~7 {} clock_hz:U1|Add0~9 {} clock_hz:U1|Add0~11 {} clock_hz:U1|Add0~13 {} clock_hz:U1|Add0~15 {} clock_hz:U1|Add0~17 {} clock_hz:U1|Add0~19 {} clock_hz:U1|Add0~21 {} clock_hz:U1|Add0~23 {} clock_hz:U1|Add0~25 {} clock_hz:U1|Add0~27 {} clock_hz:U1|Add0~29 {} clock_hz:U1|Add0~31 {} clock_hz:U1|Add0~33 {} clock_hz:U1|Add0~35 {} clock_hz:U1|Add0~37 {} clock_hz:U1|Add0~39 {} clock_hz:U1|Add0~41 {} clock_hz:U1|Add0~43 {} clock_hz:U1|Add0~45 {} clock_hz:U1|Add0~47 {} clock_hz:U1|Add0~48 {} clock_hz:U1|counter~11 {} clock_hz:U1|counter[24] {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns - Smallest " "Info: - Smallest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns clock_hz:U1\|counter\[24\] 3 REG LCFF_X48_Y31_N1 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X48_Y31_N1; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl clock_hz:U1|counter[24] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl clock_hz:U1|counter[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns clock_hz:U1\|counter\[0\] 3 REG LCFF_X50_Y31_N9 3 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X50_Y31_N9; Fanout = 3; REG Node = 'clock_hz:U1\|counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { clk~clkctrl clock_hz:U1|counter[0] } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl clock_hz:U1|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl clock_hz:U1|counter[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl clock_hz:U1|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.276 ns" { clock_hz:U1|counter[0] clock_hz:U1|Add0~1 clock_hz:U1|Add0~3 clock_hz:U1|Add0~5 clock_hz:U1|Add0~7 clock_hz:U1|Add0~9 clock_hz:U1|Add0~11 clock_hz:U1|Add0~13 clock_hz:U1|Add0~15 clock_hz:U1|Add0~17 clock_hz:U1|Add0~19 clock_hz:U1|Add0~21 clock_hz:U1|Add0~23 clock_hz:U1|Add0~25 clock_hz:U1|Add0~27 clock_hz:U1|Add0~29 clock_hz:U1|Add0~31 clock_hz:U1|Add0~33 clock_hz:U1|Add0~35 clock_hz:U1|Add0~37 clock_hz:U1|Add0~39 clock_hz:U1|Add0~41 clock_hz:U1|Add0~43 clock_hz:U1|Add0~45 clock_hz:U1|Add0~47 clock_hz:U1|Add0~48 clock_hz:U1|counter~11 clock_hz:U1|counter[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.276 ns" { clock_hz:U1|counter[0] {} clock_hz:U1|Add0~1 {} clock_hz:U1|Add0~3 {} clock_hz:U1|Add0~5 {} clock_hz:U1|Add0~7 {} clock_hz:U1|Add0~9 {} clock_hz:U1|Add0~11 {} clock_hz:U1|Add0~13 {} clock_hz:U1|Add0~15 {} clock_hz:U1|Add0~17 {} clock_hz:U1|Add0~19 {} clock_hz:U1|Add0~21 {} clock_hz:U1|Add0~23 {} clock_hz:U1|Add0~25 {} clock_hz:U1|Add0~27 {} clock_hz:U1|Add0~29 {} clock_hz:U1|Add0~31 {} clock_hz:U1|Add0~33 {} clock_hz:U1|Add0~35 {} clock_hz:U1|Add0~37 {} clock_hz:U1|Add0~39 {} clock_hz:U1|Add0~41 {} clock_hz:U1|Add0~43 {} clock_hz:U1|Add0~45 {} clock_hz:U1|Add0~47 {} clock_hz:U1|Add0~48 {} clock_hz:U1|counter~11 {} clock_hz:U1|counter[24] {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl clock_hz:U1|counter[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { clk clk~clkctrl clock_hz:U1|counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { clk {} clk~combout {} clk~clkctrl {} clock_hz:U1|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "trigger:U2\|count\[0\] echo clk 2.370 ns register " "Info: tsu for register \"trigger:U2\|count\[0\]\" (data pin = \"echo\", clock pin = \"clk\") is 2.370 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.095 ns + Longest pin register " "Info: + Longest pin to register delay is 5.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns echo 1 PIN PIN_C13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'echo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.398 ns) 3.275 ns trigger:U2\|count\[6\]~33 2 COMB LCCOMB_X58_Y35_N30 1 " "Info: 2: + IC(1.898 ns) + CELL(0.398 ns) = 3.275 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 1; COMB Node = 'trigger:U2\|count\[6\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { echo trigger:U2|count[6]~33 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.275 ns) 3.952 ns trigger:U2\|count\[6\]~34 3 COMB LCCOMB_X59_Y35_N0 2 " "Info: 3: + IC(0.402 ns) + CELL(0.275 ns) = 3.952 ns; Loc. = LCCOMB_X59_Y35_N0; Fanout = 2; COMB Node = 'trigger:U2\|count\[6\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { trigger:U2|count[6]~33 trigger:U2|count[6]~34 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 4.353 ns trigger:U2\|count\[6\]~35 4 COMB LCCOMB_X59_Y35_N30 14 " "Info: 4: + IC(0.252 ns) + CELL(0.149 ns) = 4.353 ns; Loc. = LCCOMB_X59_Y35_N30; Fanout = 14; COMB Node = 'trigger:U2\|count\[6\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { trigger:U2|count[6]~34 trigger:U2|count[6]~35 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.510 ns) 5.095 ns trigger:U2\|count\[0\] 5 REG LCFF_X59_Y35_N3 4 " "Info: 5: + IC(0.232 ns) + CELL(0.510 ns) = 5.095 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 45.36 % ) " "Info: Total cell delay = 2.311 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.784 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.784 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { echo trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { echo {} echo~combout {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 1.898ns 0.402ns 0.252ns 0.232ns } { 0.000ns 0.979ns 0.398ns 0.275ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns trigger:U2\|count\[0\] 3 REG LCFF_X59_Y35_N3 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { echo trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.095 ns" { echo {} echo~combout {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 1.898ns 0.402ns 0.252ns 0.232ns } { 0.000ns 0.979ns 0.398ns 0.275ns 0.149ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rob_b\[2\] prototype:U3\|current_state.s4 12.366 ns register " "Info: tco from clock \"clk\" to destination pin \"rob_b\[2\]\" through register \"prototype:U3\|current_state.s4\" is 12.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.547 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.787 ns) 4.210 ns clock_hz:U1\|temp 2 REG LCFF_X48_Y30_N25 2 " "Info: 2: + IC(2.424 ns) + CELL(0.787 ns) = 4.210 ns; Loc. = LCFF_X48_Y30_N25; Fanout = 2; REG Node = 'clock_hz:U1\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk clock_hz:U1|temp } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.000 ns) 5.986 ns clock_hz:U1\|temp~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(1.776 ns) + CELL(0.000 ns) = 5.986 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'clock_hz:U1\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clock_hz:U1|temp clock_hz:U1|temp~clkctrl } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 7.547 ns prototype:U3\|current_state.s4 4 REG LCFF_X54_Y35_N9 5 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 7.547 ns; Loc. = LCFF_X54_Y35_N9; Fanout = 5; REG Node = 'prototype:U3\|current_state.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.78 % ) " "Info: Total cell delay = 2.323 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.224 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.224 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s4 {} } { 0.000ns 0.000ns 2.424ns 1.776ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.569 ns + Longest register pin " "Info: + Longest register to pin delay is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prototype:U3\|current_state.s4 1 REG LCFF_X54_Y35_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y35_N9; Fanout = 5; REG Node = 'prototype:U3\|current_state.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prototype:U3|current_state.s4 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.438 ns) 1.204 ns prototype:U3\|r2~0 2 COMB LCCOMB_X53_Y35_N0 1 " "Info: 2: + IC(0.766 ns) + CELL(0.438 ns) = 1.204 ns; Loc. = LCCOMB_X53_Y35_N0; Fanout = 1; COMB Node = 'prototype:U3\|r2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(2.798 ns) 4.569 ns rob_b\[2\] 3 PIN PIN_B19 0 " "Info: 3: + IC(0.567 ns) + CELL(2.798 ns) = 4.569 ns; Loc. = PIN_B19; Fanout = 0; PIN Node = 'rob_b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.365 ns" { prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 70.83 % ) " "Info: Total cell delay = 3.236 ns ( 70.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 29.17 % ) " "Info: Total interconnect delay = 1.333 ns ( 29.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { prototype:U3|current_state.s4 {} prototype:U3|r2~0 {} rob_b[2] {} } { 0.000ns 0.766ns 0.567ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.547 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.547 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s4 {} } { 0.000ns 0.000ns 2.424ns 1.776ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { prototype:U3|current_state.s4 {} prototype:U3|r2~0 {} rob_b[2] {} } { 0.000ns 0.766ns 0.567ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "prototype:U3\|current_state.s2 echo clk 5.156 ns register " "Info: th for register \"prototype:U3\|current_state.s2\" (data pin = \"echo\", clock pin = \"clk\") is 5.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.545 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.787 ns) 4.210 ns clock_hz:U1\|temp 2 REG LCFF_X48_Y30_N25 2 " "Info: 2: + IC(2.424 ns) + CELL(0.787 ns) = 4.210 ns; Loc. = LCFF_X48_Y30_N25; Fanout = 2; REG Node = 'clock_hz:U1\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { clk clock_hz:U1|temp } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.000 ns) 5.986 ns clock_hz:U1\|temp~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(1.776 ns) + CELL(0.000 ns) = 5.986 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'clock_hz:U1\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clock_hz:U1|temp clock_hz:U1|temp~clkctrl } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 7.545 ns prototype:U3\|current_state.s2 4 REG LCFF_X53_Y35_N27 3 " "Info: 4: + IC(1.022 ns) + CELL(0.537 ns) = 7.545 ns; Loc. = LCFF_X53_Y35_N27; Fanout = 3; REG Node = 'prototype:U3\|current_state.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clock_hz:U1|temp~clkctrl prototype:U3|current_state.s2 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.79 % ) " "Info: Total cell delay = 2.323 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.222 ns ( 69.21 % ) " "Info: Total interconnect delay = 5.222 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s2 {} } { 0.000ns 0.000ns 2.424ns 1.776ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.655 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns echo 1 PIN PIN_C13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'echo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.150 ns) 2.571 ns prototype:U3\|current_state~18 2 COMB LCCOMB_X53_Y35_N26 1 " "Info: 2: + IC(1.442 ns) + CELL(0.150 ns) = 2.571 ns; Loc. = LCCOMB_X53_Y35_N26; Fanout = 1; COMB Node = 'prototype:U3\|current_state~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { echo prototype:U3|current_state~18 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.655 ns prototype:U3\|current_state.s2 3 REG LCFF_X53_Y35_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.655 ns; Loc. = LCFF_X53_Y35_N27; Fanout = 3; REG Node = 'prototype:U3\|current_state.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { prototype:U3|current_state~18 prototype:U3|current_state.s2 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 45.69 % ) " "Info: Total cell delay = 1.213 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 54.31 % ) " "Info: Total interconnect delay = 1.442 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { echo prototype:U3|current_state~18 prototype:U3|current_state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { echo {} echo~combout {} prototype:U3|current_state~18 {} prototype:U3|current_state.s2 {} } { 0.000ns 0.000ns 1.442ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s2 {} } { 0.000ns 0.000ns 2.424ns 1.776ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { echo prototype:U3|current_state~18 prototype:U3|current_state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { echo {} echo~combout {} prototype:U3|current_state~18 {} prototype:U3|current_state.s2 {} } { 0.000ns 0.000ns 1.442ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 13:46:48 2018 " "Info: Processing ended: Tue May 08 13:46:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
