{
  "design": {
    "design_info": {
<<<<<<< HEAD
      "boundary_crc": "0xB57DE945CA4604A6",
      "device": "xc7k325tffg900-2",
      "name": "riscv",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
=======
      "boundary_crc": "0x4B4FB19FB5EE9D78",
      "device": "xc7k325tffg900-2",
      "name": "riscv",
      "synth_flow_mode": "None",
      "tool_version": "2019.2"
>>>>>>> sd-card-picorv32
    },
    "design_tree": {
      "DDR": {
        "axi_smc_1": "",
        "mem_reset_control_0": "",
        "mig_7series_0": ""
      },
<<<<<<< HEAD
      "IO": {
        "Ethernet": "",
        "UART": "",
        "XADC": "",
        "ethernet_stream_0": "",
        "io_axi_m": "",
        "io_axi_s": "",
        "xlconcat_0": "",
        "SD": ""
      },
      "RocketChip": "",
      "clk_wiz_0": "",
      "util_ds_buf_0": "",
      "util_vector_logic_0": ""
=======
      "clk_wiz_0": "",
      "util_ds_buf_0": "",
      "util_vector_logic_0": "",
      "picorv32_axi_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "uart_0": "",
      "xlconstant_0": "",
      "axi_data_fifo_0": "",
      "jtag_axi_0": "",
      "axi_interconnect_1": {
        "s00_couplers": {}
      },
      "axi_gpio_0": "",
      "axil_ram_0": ""
>>>>>>> sd-card-picorv32
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
<<<<<<< HEAD
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "rgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
=======
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
>>>>>>> sd-card-picorv32
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
<<<<<<< HEAD
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
=======
>>>>>>> sd-card-picorv32
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
<<<<<<< HEAD
      "eth_mdio_clock": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "riscv_Ethernet_0_mdio_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "2500000",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "eth_mdio_data": {
        "direction": "IO"
      },
      "eth_mdio_int": {
        "direction": "I"
      },
      "eth_mdio_reset": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "fan_en": {
        "direction": "O"
=======
      "fan_en": {
        "direction": "O",
        "left": "0",
        "right": "0"
>>>>>>> sd-card-picorv32
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
<<<<<<< HEAD
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
=======
>>>>>>> sd-card-picorv32
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
<<<<<<< HEAD
      "sdio_cd": {
        "direction": "I"
      },
      "sdio_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "riscv_SD_0_sdio_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "sdio_cmd": {
        "direction": "IO"
      },
      "sdio_dat": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "sdio_reset": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "usb_uart_rxd": {
        "direction": "I"
      },
=======
>>>>>>> sd-card-picorv32
      "usb_uart_txd": {
        "direction": "O"
      }
    },
    "components": {
      "DDR": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddr3_sdram": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          }
        },
        "ports": {
          "axi_clock": {
            "type": "clk",
            "direction": "I"
          },
          "axi_reset": {
            "type": "rst",
            "direction": "I"
          },
          "clock_200MHz": {
            "type": "clk",
            "direction": "I"
          },
          "clock_ok": {
            "direction": "I"
          },
          "mem_ok": {
            "direction": "O"
          },
          "device_temp": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_smc_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_axi_smc_1_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
<<<<<<< HEAD
                    "value": "64"
=======
                    "value": "32"
>>>>>>> sd-card-picorv32
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "mem_reset_control_0": {
            "vlnv": "xilinx.com:module_ref:mem_reset_control:1.0",
            "xci_name": "riscv_mem_reset_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mem_reset_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clock": {
                "type": "clk",
<<<<<<< HEAD
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
=======
                "direction": "I"
>>>>>>> sd-card-picorv32
              },
              "clock_ok": {
                "type": "clk",
                "direction": "I"
              },
              "mmcm_locked": {
                "direction": "I"
              },
              "calib_complete": {
                "direction": "I"
              },
              "ui_clk_sync_rst": {
                "type": "rst",
<<<<<<< HEAD
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "mem_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ui_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ui_clk_sync_rst:aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_mig_7series_0_0_ui_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
=======
                "direction": "I"
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I"
              },
              "mem_reset": {
                "type": "rst",
                "direction": "O"
              },
              "aresetn": {
                "type": "rst",
                "direction": "O"
              },
              "ui_clk": {
                "type": "clk",
                "direction": "I"
>>>>>>> sd-card-picorv32
              },
              "mem_ok": {
                "direction": "O"
              }
            }
          },
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "riscv_mig_7series_0_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "ddr3_sdram"
              },
              "MIG_DONT_TOUCH_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_a.prj"
              }
            }
          }
        },
        "interface_nets": {
<<<<<<< HEAD
          "mig_7series_0_DDR3": {
            "interface_ports": [
              "ddr3_sdram",
              "mig_7series_0/DDR3"
            ]
          },
=======
>>>>>>> sd-card-picorv32
          "axi_smc_1_M00_AXI": {
            "interface_ports": [
              "axi_smc_1/M00_AXI",
              "mig_7series_0/S_AXI"
            ]
          },
          "MEM_AXI4": {
            "interface_ports": [
              "S00_AXI",
              "axi_smc_1/S00_AXI"
            ]
<<<<<<< HEAD
=======
          },
          "mig_7series_0_DDR3": {
            "interface_ports": [
              "ddr3_sdram",
              "mig_7series_0/DDR3"
            ]
>>>>>>> sd-card-picorv32
          }
        },
        "nets": {
          "AXI_reset": {
            "ports": [
              "axi_reset",
              "axi_smc_1/aresetn"
            ]
          },
          "AXI_clock": {
            "ports": [
              "axi_clock",
              "axi_smc_1/aclk"
            ]
          },
          "clock_200MHz": {
            "ports": [
              "clock_200MHz",
              "mem_reset_control_0/clock",
              "mig_7series_0/sys_clk_i"
            ]
          },
          "clock_ok": {
            "ports": [
              "clock_ok",
              "mem_reset_control_0/clock_ok"
            ]
          },
          "mem_ok": {
            "ports": [
              "mem_reset_control_0/mem_ok",
              "mem_ok"
            ]
          },
          "mem_reset": {
            "ports": [
              "mem_reset_control_0/mem_reset",
              "mig_7series_0/sys_rst"
            ]
          },
          "mem_aresetn": {
            "ports": [
              "mem_reset_control_0/aresetn",
              "mig_7series_0/aresetn"
            ]
          },
          "mem_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "mem_reset_control_0/ui_clk_sync_rst"
            ]
          },
          "mem_init_calib_complete": {
            "ports": [
              "mig_7series_0/init_calib_complete",
              "mem_reset_control_0/calib_complete"
            ]
          },
          "mem_mmcm_locked": {
            "ports": [
              "mig_7series_0/mmcm_locked",
              "mem_reset_control_0/mmcm_locked"
            ]
          },
          "mem_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "mem_reset_control_0/ui_clk",
              "axi_smc_1/aclk1"
            ]
          },
          "device_temp": {
            "ports": [
              "device_temp",
              "mig_7series_0/device_temp_i"
            ]
          },
          "sys_reset": {
            "ports": [
              "sys_reset",
              "mem_reset_control_0/sys_reset"
            ]
          }
        }
      },
<<<<<<< HEAD
      "IO": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "RGMII": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "uart": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "axi_clock": {
            "type": "clk",
            "direction": "I"
          },
          "axi_reset": {
            "type": "rst",
            "direction": "I"
          },
          "clock_100MHz": {
            "type": "clk",
            "direction": "I"
          },
          "clock_125MHz": {
            "type": "clk",
            "direction": "I"
          },
          "clock_200MHz": {
            "type": "clk",
            "direction": "I"
          },
          "device_temp": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "eth_mdio_clock": {
            "direction": "O"
          },
          "eth_mdio_data": {
            "direction": "IO"
          },
          "eth_mdio_int": {
            "direction": "I"
          },
          "eth_mdio_reset": {
            "direction": "O"
          },
          "fan_en": {
            "direction": "O"
          },
          "interrupts": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sdio_cd": {
            "direction": "I"
          },
          "sdio_clk": {
            "direction": "O"
          },
          "sdio_cmd": {
            "direction": "IO"
          },
          "sdio_dat": {
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "sdio_reset": {
            "direction": "O"
          }
        },
        "components": {
          "Ethernet": {
            "vlnv": "xilinx.com:module_ref:ethernet:1.0",
            "xci_name": "riscv_Ethernet_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ethernet",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_LITE",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "ADDR_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "M_AXI",
                "master_id": "1",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "master_id": {
                    "value": "1"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m_axi_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m_axi_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "m_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "m_axi_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "m_axi_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "m_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m_axi_rready",
                    "direction": "O"
                  }
                }
              },
              "TX_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "tx_axis_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "tx_axis_tkeep",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "tx_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "tx_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "tx_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "tx_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "RX_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rx_axis_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "rx_axis_tkeep",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "rx_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "rx_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "rx_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "rx_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "async_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI:S_AXI_LITE:TX_AXIS:RX_AXIS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "interrupt": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  },
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "status_vector": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "mdio_clock": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "mdio_reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "2500000",
                    "value_src": "constant"
                  }
                }
              },
              "mdio_data": {
                "direction": "IO"
              },
              "mdio_reset": {
                "type": "rst",
                "direction": "O"
              },
              "mdio_int": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "UART": {
            "vlnv": "xilinx.com:module_ref:uart:1.0",
            "xci_name": "riscv_UART_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "uart",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_LITE",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              },
              "RS232": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0",
                "port_maps": {
                  "RxD": {
                    "physical_name": "RxD",
                    "direction": "I"
                  },
                  "TxD": {
                    "physical_name": "TxD",
                    "direction": "O"
                  },
                  "RTSn": {
                    "physical_name": "RTSn",
                    "direction": "O"
                  },
                  "CTSn": {
                    "physical_name": "CTSn",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "async_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_LITE",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "interrupt": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  },
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "XADC": {
            "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
            "xci_name": "riscv_XADC_0",
            "parameters": {
              "ADC_OFFSET_AND_GAIN_CALIBRATION": {
                "value": "true"
              },
              "ADC_OFFSET_CALIBRATION": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VBRAM": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VCCAUX": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VCCINT": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VP_VN": {
                "value": "true"
              },
              "ENABLE_TEMP_BUS": {
                "value": "true"
              },
              "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
                "value": "true"
              },
              "SENSOR_OFFSET_CALIBRATION": {
                "value": "true"
              },
              "SEQUENCER_MODE": {
                "value": "Continuous"
              },
              "TEMPERATURE_ALARM_RESET": {
                "value": "50"
              },
              "TEMPERATURE_ALARM_TRIGGER": {
                "value": "60"
              },
              "VCCAUX_ALARM": {
                "value": "false"
              },
              "VCCINT_ALARM": {
                "value": "false"
              },
              "XADC_STARUP_SELECTION": {
                "value": "channel_sequencer"
              }
            }
          },
          "ethernet_stream_0": {
            "vlnv": "xilinx.com:module_ref:ethernet_genesys2:1.0",
            "xci_name": "riscv_ethernet_stream_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ethernet_genesys2",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "TX_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "tx_axis_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "tx_axis_tkeep",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "tx_axis_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "tx_axis_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "tx_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "tx_axis_tready",
                    "direction": "O"
                  }
                }
              },
              "RX_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "rx_axis_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "rx_axis_tkeep",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "rx_axis_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "rx_axis_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "rx_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "rx_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "RGMII": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
                "port_maps": {
                  "TD": {
                    "physical_name": "rgmii_txd",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "TX_CTL": {
                    "physical_name": "rgmii_tx_ctl",
                    "direction": "O"
                  },
                  "TXC": {
                    "physical_name": "rgmii_tx_clk",
                    "direction": "O"
                  },
                  "RD": {
                    "physical_name": "rgmii_rxd",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "RX_CTL": {
                    "physical_name": "rgmii_rx_ctl",
                    "direction": "I"
                  },
                  "RXC": {
                    "physical_name": "rgmii_rx_clk",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "clock125": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "TX_AXIS:RX_AXIS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clock200": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "status_vector": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "io_axi_m": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_io_axi_m_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "128"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "io_axi_s": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_io_axi_s_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "riscv_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          },
          "SD": {
            "vlnv": "xilinx.com:module_ref:sdc_controller:1.0",
            "xci_name": "riscv_SD_0",
            "parameters": {
              "sdio_card_detect_level": {
                "value": "0"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sdc_controller",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "S_AXI_LITE",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "address_space_ref": "M_AXI",
                "master_id": "0",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "master_id": {
                    "value": "0"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m_axi_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m_axi_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "m_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "m_axi_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "m_axi_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "m_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "async_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI:S_AXI_LITE",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "sdio_cmd": {
                "direction": "IO"
              },
              "sdio_dat": {
                "direction": "IO",
                "left": "3",
                "right": "0"
              },
              "sdio_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sdio_reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "constant"
                  }
                }
              },
              "sdio_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "sdio_cd": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  },
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "UART_RS232": {
            "interface_ports": [
              "uart",
              "UART/RS232"
            ]
          },
          "sd_axi_m": {
            "interface_ports": [
              "SD/M_AXI",
              "io_axi_m/S00_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "Ethernet/M_AXI",
              "io_axi_m/S01_AXI"
            ]
          },
          "io_axi_s": {
            "interface_ports": [
              "S00_AXI",
              "io_axi_s/S00_AXI"
            ]
          },
          "io_axi_s_M01_AXI": {
            "interface_ports": [
              "SD/S_AXI_LITE",
              "io_axi_s/M01_AXI"
            ]
          },
          "ethernet_stream_0_RX_AXIS": {
            "interface_ports": [
              "Ethernet/RX_AXIS",
              "ethernet_stream_0/RX_AXIS"
            ]
          },
          "io_axi_s_M02_AXI": {
            "interface_ports": [
              "Ethernet/S_AXI_LITE",
              "io_axi_s/M02_AXI"
            ]
          },
          "io_axi_m": {
            "interface_ports": [
              "M00_AXI",
              "io_axi_m/M00_AXI"
            ]
          },
          "io_axi_s_M03_AXI": {
            "interface_ports": [
              "XADC/s_axi_lite",
              "io_axi_s/M03_AXI"
            ]
          },
          "Ethernet_TX_AXIS": {
            "interface_ports": [
              "Ethernet/TX_AXIS",
              "ethernet_stream_0/TX_AXIS"
            ]
          },
          "io_axi_s_M00_AXI": {
            "interface_ports": [
              "UART/S_AXI_LITE",
              "io_axi_s/M00_AXI"
            ]
          },
          "Ethernet_RGMII": {
            "interface_ports": [
              "RGMII",
              "ethernet_stream_0/RGMII"
            ]
          }
        },
        "nets": {
          "AXI_clock": {
            "ports": [
              "axi_clock",
              "XADC/s_axi_aclk",
              "io_axi_m/aclk",
              "io_axi_s/aclk"
            ]
          },
          "AXI_reset": {
            "ports": [
              "axi_reset",
              "Ethernet/async_resetn",
              "UART/async_resetn",
              "XADC/s_axi_aresetn",
              "io_axi_m/aresetn",
              "io_axi_s/aresetn",
              "SD/async_resetn"
            ]
          },
          "Ethernet_interrupt": {
            "ports": [
              "Ethernet/interrupt",
              "xlconcat_0/In2"
            ]
          },
          "Ethernet_mdio_clock": {
            "ports": [
              "Ethernet/mdio_clock",
              "eth_mdio_clock"
            ]
          },
          "Ethernet_mdio_data": {
            "ports": [
              "eth_mdio_data",
              "Ethernet/mdio_data"
            ]
          },
          "Ethernet_mdio_int": {
            "ports": [
              "eth_mdio_int",
              "Ethernet/mdio_int"
            ]
          },
          "Ethernet_mdio_reset": {
            "ports": [
              "Ethernet/mdio_reset",
              "eth_mdio_reset"
            ]
          },
          "Ethernet_reset": {
            "ports": [
              "Ethernet/reset",
              "ethernet_stream_0/reset"
            ]
          },
          "Ethernet_status": {
            "ports": [
              "ethernet_stream_0/status_vector",
              "Ethernet/status_vector"
            ]
          },
          "SD_interrupt": {
            "ports": [
              "SD/interrupt",
              "xlconcat_0/In1"
            ]
          },
          "SD_sdio_cd": {
            "ports": [
              "sdio_cd",
              "SD/sdio_cd"
            ]
          },
          "SD_sdio_clk": {
            "ports": [
              "SD/sdio_clk",
              "sdio_clk"
            ]
          },
          "SD_sdio_cmd": {
            "ports": [
              "sdio_cmd",
              "SD/sdio_cmd"
            ]
          },
          "SD_sdio_dat": {
            "ports": [
              "sdio_dat",
              "SD/sdio_dat"
            ]
          },
          "SD_sdio_reset": {
            "ports": [
              "SD/sdio_reset",
              "sdio_reset"
            ]
          },
          "UART_interrupt": {
            "ports": [
              "UART/interrupt",
              "xlconcat_0/In0"
            ]
          },
          "clock_100MHz": {
            "ports": [
              "clock_100MHz",
              "UART/clock",
              "io_axi_m/aclk1",
              "io_axi_s/aclk1",
              "SD/clock"
            ]
          },
          "clock_125MHz": {
            "ports": [
              "clock_125MHz",
              "Ethernet/clock",
              "ethernet_stream_0/clock125",
              "io_axi_m/aclk2",
              "io_axi_s/aclk2"
            ]
          },
          "clock_200MHz": {
            "ports": [
              "clock_200MHz",
              "ethernet_stream_0/clock200"
            ]
          },
          "device_temp": {
            "ports": [
              "XADC/temp_out",
              "device_temp"
            ]
          },
          "fan_en": {
            "ports": [
              "XADC/user_temp_alarm_out",
              "fan_en"
            ]
          },
          "interrupts": {
            "ports": [
              "xlconcat_0/dout",
              "interrupts"
            ]
          }
        }
      },
      "RocketChip": {
        "vlnv": "xilinx.com:module_ref:Rocket64b2:1.0",
        "xci_name": "riscv_RocketChip_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rocket64b2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "MEM_AXI4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "MEM_AXI4",
            "master_id": "2",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "34",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "2"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "mem_axi4_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "mem_axi4_awaddr",
                "direction": "O",
                "left": "33",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "mem_axi4_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "mem_axi4_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "mem_axi4_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "mem_axi4_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "mem_axi4_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "mem_axi4_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "mem_axi4_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "mem_axi4_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "mem_axi4_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "mem_axi4_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "mem_axi4_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "mem_axi4_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "mem_axi4_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "mem_axi4_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "mem_axi4_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "mem_axi4_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "mem_axi4_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "mem_axi4_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "mem_axi4_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "mem_axi4_araddr",
                "direction": "O",
                "left": "33",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "mem_axi4_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "mem_axi4_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "mem_axi4_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "mem_axi4_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "mem_axi4_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "mem_axi4_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "mem_axi4_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "mem_axi4_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "mem_axi4_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "mem_axi4_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "mem_axi4_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "mem_axi4_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "mem_axi4_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "mem_axi4_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "mem_axi4_rready",
                "direction": "O"
              }
            }
          },
          "IO_AXI4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "IO_AXI4",
            "master_id": "3",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "31",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "3"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_axi4_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "io_axi4_awaddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_axi4_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_axi4_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_axi4_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "io_axi4_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "io_axi4_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_axi4_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_axi4_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "io_axi4_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "io_axi4_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "io_axi4_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_axi4_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_axi4_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "io_axi4_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "io_axi4_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "io_axi4_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "io_axi4_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "io_axi4_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "io_axi4_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "io_axi4_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "io_axi4_araddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_axi4_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_axi4_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_axi4_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "io_axi4_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "io_axi4_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_axi4_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_axi4_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "io_axi4_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "io_axi4_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "io_axi4_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "io_axi4_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_axi4_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_axi4_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "io_axi4_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "io_axi4_rready",
                "direction": "O"
              }
            }
          },
          "DMA_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "DMA_AXI4",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "34",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "dma_axi4_awid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "dma_axi4_awaddr",
                "direction": "I",
                "left": "33",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "dma_axi4_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "dma_axi4_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "dma_axi4_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "dma_axi4_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "dma_axi4_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "dma_axi4_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "dma_axi4_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "dma_axi4_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "dma_axi4_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "dma_axi4_wdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "dma_axi4_wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "dma_axi4_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "dma_axi4_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "dma_axi4_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "dma_axi4_bid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "dma_axi4_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "dma_axi4_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "dma_axi4_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "dma_axi4_arid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "dma_axi4_araddr",
                "direction": "I",
                "left": "33",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "dma_axi4_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "dma_axi4_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "dma_axi4_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "dma_axi4_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "dma_axi4_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "dma_axi4_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "dma_axi4_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "dma_axi4_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "dma_axi4_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "dma_axi4_rid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "dma_axi4_rdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "dma_axi4_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "dma_axi4_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "dma_axi4_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "dma_axi4_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "MEM_AXI4:DMA_AXI4:IO_AXI4",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clock_ok": {
            "type": "clk",
            "direction": "I"
          },
          "mem_ok": {
            "direction": "I"
          },
          "io_ok": {
            "direction": "I"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "interrupts": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              },
              "PortWidth": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH",
                "value_src": "ip_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "MEM_AXI4": {
              "range": "16G",
              "width": "32"
            },
            "IO_AXI4": {
              "range": "2G",
              "width": "32"
            }
          }
        }
      },
=======
>>>>>>> sd-card-picorv32
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "riscv_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.0"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "riscv_util_ds_buf_0_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "riscv_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
<<<<<<< HEAD
      }
    },
    "interface_nets": {
=======
      },
      "picorv32_axi_0": {
        "vlnv": "xilinx.com:module_ref:picorv32_axi:1.0",
        "xci_name": "riscv_picorv32_axi_0_1",
        "parameters": {
          "PROGADDR_RESET": {
            "value": "0x40000000"
          },
          "STACKADDR": {
            "value": "0x50000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "picorv32_axi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "mem_axi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "mem_axi",
            "master_id": "4",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "4"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "mem_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "mem_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "mem_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "mem_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "mem_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "mem_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "mem_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "mem_axi_wready",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "mem_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "mem_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "mem_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "mem_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "mem_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "mem_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "mem_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "mem_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "mem_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "trap": {
            "direction": "O"
          },
          "pcpi_valid": {
            "direction": "O"
          },
          "pcpi_insn": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pcpi_rs1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pcpi_rs2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pcpi_wr": {
            "direction": "I"
          },
          "pcpi_rd": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pcpi_wait": {
            "direction": "I"
          },
          "pcpi_ready": {
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "eoi": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "trace_valid": {
            "direction": "O"
          },
          "trace_data": {
            "direction": "O",
            "left": "35",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "mem_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "riscv_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "riscv_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "riscv_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "riscv_auto_us_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "riscv_auto_us_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "riscv_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "riscv_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "riscv_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "riscv_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "riscv_auto_ds_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "riscv_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "uart_0": {
        "vlnv": "xilinx.com:module_ref:uart:1.0",
        "xci_name": "riscv_uart_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_LITE",
            "parameters": {
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "16",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "RS232": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0",
            "port_maps": {
              "RxD": {
                "physical_name": "RxD",
                "direction": "I"
              },
              "TxD": {
                "physical_name": "TxD",
                "direction": "O"
              },
              "RTSn": {
                "physical_name": "RTSn",
                "direction": "O"
              },
              "CTSn": {
                "physical_name": "CTSn",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "async_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "riscv_xlconstant_0_0"
      },
      "axi_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
        "xci_name": "riscv_axi_data_fifo_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_FIFO_DEPTH": {
            "value": "32"
          },
          "WRITE_FIFO_DEPTH": {
            "value": "32"
          }
        }
      },
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "riscv_jtag_axi_0_0"
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "riscv_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "riscv_axi_gpio_0_0"
      },
      "axil_ram_0": {
        "vlnv": "xilinx.com:module_ref:axil_ram:1.0",
        "xci_name": "riscv_axil_ram_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axil_ram",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axil": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axil",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "16",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "riscv_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axil_awaddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axil_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axil_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axil_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axil_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axil_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axil_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axil_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axil_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axil_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axil_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axil_araddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axil_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axil_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axil_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axil_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axil_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axil_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axil_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "axi_data_fifo_0_M_AXI": {
        "interface_ports": [
          "axi_data_fifo_0/M_AXI",
          "uart_0/S_AXI_LITE"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "picorv32_axi_0/mem_axi"
        ]
      },
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axil_ram_0/s_axil"
        ]
      },
>>>>>>> sd-card-picorv32
      "sys_diff_clock": {
        "interface_ports": [
          "sys_diff_clock",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
<<<<<<< HEAD
      "IO_RGMII": {
        "interface_ports": [
          "rgmii",
          "IO/RGMII"
        ]
      },
      "MEM_AXI4": {
        "interface_ports": [
          "DDR/S00_AXI",
          "RocketChip/MEM_AXI4"
=======
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "DDR/S00_AXI"
>>>>>>> sd-card-picorv32
        ]
      },
      "DDR_ddr3_sdram": {
        "interface_ports": [
          "ddr3_sdram",
          "DDR/ddr3_sdram"
        ]
      },
<<<<<<< HEAD
      "io_axi_s": {
        "interface_ports": [
          "IO/S00_AXI",
          "RocketChip/IO_AXI4"
        ]
      },
      "io_axi_m": {
        "interface_ports": [
          "IO/M00_AXI",
          "RocketChip/DMA_AXI4"
=======
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_data_fifo_0/S_AXI"
>>>>>>> sd-card-picorv32
        ]
      }
    },
    "nets": {
      "clock_ok": {
        "ports": [
          "clk_wiz_0/locked",
<<<<<<< HEAD
          "DDR/clock_ok",
          "RocketChip/clock_ok",
          "RocketChip/io_ok"
        ]
      },
      "mem_ok": {
        "ports": [
          "DDR/mem_ok",
          "RocketChip/mem_ok"
=======
          "DDR/clock_ok"
>>>>>>> sd-card-picorv32
        ]
      },
      "AXI_clock": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "DDR/axi_clock",
<<<<<<< HEAD
          "IO/axi_clock",
          "RocketChip/clock"
        ]
      },
      "AXI_reset": {
        "ports": [
          "RocketChip/aresetn",
          "DDR/axi_reset",
          "IO/axi_reset"
        ]
      },
      "IO_eth_mdio_clock": {
        "ports": [
          "IO/eth_mdio_clock",
          "eth_mdio_clock"
        ]
      },
      "IO_eth_mdio_data": {
        "ports": [
          "eth_mdio_data",
          "IO/eth_mdio_data"
        ]
      },
      "IO_eth_mdio_int": {
        "ports": [
          "eth_mdio_int",
          "IO/eth_mdio_int"
        ]
      },
      "IO_eth_mdio_reset": {
        "ports": [
          "IO/eth_mdio_reset",
          "eth_mdio_reset"
        ]
      },
      "IO_interrupts": {
        "ports": [
          "IO/interrupts",
          "RocketChip/interrupts"
        ]
      },
      "IO_sdio_cd": {
        "ports": [
          "sdio_cd",
          "IO/sdio_cd"
        ]
      },
      "IO_sdio_clk": {
        "ports": [
          "IO/sdio_clk",
          "sdio_clk"
        ]
      },
      "IO_sdio_cmd": {
        "ports": [
          "sdio_cmd",
          "IO/sdio_cmd"
        ]
      },
      "IO_sdio_dat": {
        "ports": [
          "sdio_dat",
          "IO/sdio_dat"
        ]
      },
      "IO_sdio_reset": {
        "ports": [
          "IO/sdio_reset",
          "sdio_reset"
        ]
      },
      "IO_uart_rxd": {
        "ports": [
          "usb_uart_rxd",
          "IO/uart_rxd"
        ]
      },
      "IO_uart_txd": {
        "ports": [
          "IO/uart_txd",
          "usb_uart_txd"
        ]
      },
      "clock_100MHz": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "IO/clock_100MHz"
        ]
      },
      "clock_125MHz": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "IO/clock_125MHz"
=======
          "picorv32_axi_0/clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "uart_0/clock",
          "axi_data_fifo_0/aclk",
          "axi_interconnect_0/S01_ACLK",
          "jtag_axi_0/aclk",
          "axi_gpio_0/s_axi_aclk",
          "axil_ram_0/clk",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/M00_ACLK"
>>>>>>> sd-card-picorv32
        ]
      },
      "clock_200MHz": {
        "ports": [
          "clk_wiz_0/clk_out2",
<<<<<<< HEAD
          "DDR/clock_200MHz",
          "IO/clock_200MHz"
        ]
      },
      "device_temp": {
        "ports": [
          "IO/device_temp",
          "DDR/device_temp"
        ]
      },
      "fan_en": {
        "ports": [
          "IO/fan_en",
          "fan_en"
=======
          "DDR/clock_200MHz"
>>>>>>> sd-card-picorv32
        ]
      },
      "reset_h": {
        "ports": [
          "util_vector_logic_0/Res",
          "DDR/sys_reset",
<<<<<<< HEAD
          "RocketChip/sys_reset"
=======
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "uart_0/async_resetn",
          "axi_data_fifo_0/aresetn",
          "axi_interconnect_0/S01_ARESETN",
          "jtag_axi_0/aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axil_ram_0/rst",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "DDR/axi_reset",
          "axi_interconnect_0/M00_ARESETN"
>>>>>>> sd-card-picorv32
        ]
      },
      "reset_l": {
        "ports": [
          "reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "sys_clock": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "clk_wiz_0/clk_in1"
        ]
<<<<<<< HEAD
      }
    },
    "addressing": {
      "/IO/Ethernet": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_RocketChip_reg0": {
                "address_block": "/RocketChip/DMA_AXI4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/IO/SD": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_RocketChip_reg0": {
                "address_block": "/RocketChip/DMA_AXI4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/RocketChip": {
        "address_spaces": {
          "MEM_AXI4": {
            "range": "16G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/DDR/mig_7series_0/memmap/memaddr",
                "offset": "0x000000000",
                "range": "1G"
              }
            }
          },
          "IO_AXI4": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_Ethernet_reg0": {
                "address_block": "/IO/Ethernet/S_AXI_LITE/reg0",
                "offset": "0x60020000",
                "range": "64K"
              },
              "SEG_SD_reg0": {
                "address_block": "/IO/SD/S_AXI_LITE/reg0",
                "offset": "0x60000000",
                "range": "64K"
              },
              "SEG_UART_reg0": {
                "address_block": "/IO/UART/S_AXI_LITE/reg0",
                "offset": "0x60010000",
                "range": "64K"
              },
              "SEG_XADC_Reg": {
                "address_block": "/IO/XADC/s_axi_lite/Reg",
                "offset": "0x60030000",
                "range": "64K"
=======
      },
      "uart_0_TxD": {
        "ports": [
          "uart_0/TxD",
          "usb_uart_txd"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "fan_en"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "picorv32_axi_0/resetn",
          "axi_gpio_0/gpio_io_i"
        ]
      }
    },
    "addressing": {
      "/picorv32_axi_0": {
        "address_spaces": {
          "mem_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axil_ram_0_reg0": {
                "address_block": "/axil_ram_0/s_axil/reg0",
                "offset": "0x40000000",
                "range": "256M"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/DDR/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_uart_0_reg0": {
                "address_block": "/uart_0/S_AXI_LITE/reg0",
                "offset": "0x50000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x60000000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x60000000",
                "range": "64K"
              },
              "SEG_axil_ram_0_reg0": {
                "address_block": "/axil_ram_0/s_axil/reg0",
                "offset": "0x40000000",
                "range": "256M"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/DDR/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_uart_0_reg0": {
                "address_block": "/uart_0/S_AXI_LITE/reg0",
                "offset": "0x50000000",
                "range": "64K",
                "is_excluded": "TRUE"
>>>>>>> sd-card-picorv32
              }
            }
          }
        }
      }
    }
  }
}