<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_ds_buf_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_4_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_3_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xadc_wiz_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_xadc_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xdma_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_xdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_5_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_counter_binary_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_quad_spi_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_1_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_5_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_1_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_3_0_synth_1"/>
	</Run>
	<Run Id="design_1_util_vector_logic_2_0_synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/design_1_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_util_vector_logic_3_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_util_ds_buf_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_4_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_3_0_synth_1"/>
		<Parent Id="design_1_xadc_wiz_0_0_synth_1"/>
		<Parent Id="design_1_xdma_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_5_0_synth_1"/>
		<Parent Id="design_1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/peter/PicoEVB/20191/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_util_ds_buf_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_4_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_3_0_synth_1"/>
		<Parent Id="design_1_xadc_wiz_0_0_synth_1"/>
		<Parent Id="design_1_xdma_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_5_0_synth_1"/>
		<Parent Id="design_1_c_counter_binary_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_1_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_2_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

