// Seed: 684298964
`define pp_2 0
module module_0 (
    output type_9 id_0,
    output logic  id_1
);
  logic id_2 = 1;
  type_12 id_3 (
      .id_0(1),
      .id_1(1)
  );
  assign id_0 = id_3;
  wire id_4;
  assign id_2 = id_4[1];
  type_13(
      1, 1'b0
  );
  logic   id_5;
  logic   id_6 = 1;
  integer id_7;
  type_16(
      1'b0, id_2
  );
  logic id_8;
endmodule
