# Verilog-adders-with-synthesis-using-Oasys