/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

//! JIT-compile tests for `num_tiles(view, axis)`.
//!
//! Verifies that the intrinsic handler in `compile_intrinsic.rs` emits
//! `cuda_tile.get_index_space_shape` against the partition view and extracts
//! the axis-th result. No GPU execution — these tests only cover the
//! DSL → IR lowering path.

use cutile;
use cutile_compiler::compiler::utils::CompileOptions;
use cutile_compiler::compiler::{CUDATileFunctionCompiler, CUDATileModules};
use cutile_compiler::cuda_tile_runtime_utils::get_gpu_name;

mod common;

#[cutile::module]
mod num_tiles_kernels {
    use cutile::core::*;

    /// Calls `num_tiles` along both axes of a rank-2 partition.
    #[cutile::entry()]
    fn num_tiles_2d<const BM: i32, const BN: i32>(
        input: &Tensor<f32, { [-1, -1] }>,
        out: &mut Tensor<i32, { [1] }>,
    ) {
        let part = input.partition(const_shape![BM, BN]);
        let nm: i32 = unsafe { num_tiles(&part, 0i32) };
        let nn: i32 = unsafe { num_tiles(&part, 1i32) };
        // Fold the pair of axis counts into a single scalar so the kernel
        // references both values (prevents DCE from dropping either call).
        let combined: Tile<i32, { [1] }> = broadcast_scalar(nm * 100i32 + nn, const_shape![1]);
        out.store(combined);
    }

    /// Calls `num_tiles` along axis 2 of a rank-3 partition.
    #[cutile::entry()]
    fn num_tiles_3d_axis2<const BM: i32, const BN: i32, const BK: i32>(
        input: &Tensor<f32, { [-1, -1, -1] }>,
        out: &mut Tensor<i32, { [1] }>,
    ) {
        let part = input.partition(const_shape![BM, BN, BK]);
        let nk: i32 = unsafe { num_tiles(&part, 2i32) };
        let tile: Tile<i32, { [1] }> = broadcast_scalar(nk, const_shape![1]);
        out.store(tile);
    }
}

use num_tiles_kernels::_module_asts;

fn compile(kernel: &str, gen_args: &[String], strides: &[(&str, &[i32])]) -> String {
    let modules = CUDATileModules::new(_module_asts()).expect("Failed to create CUDATileModules");
    let gpu_name = get_gpu_name(0);
    let compiler = CUDATileFunctionCompiler::new(
        &modules,
        "num_tiles_kernels",
        kernel,
        gen_args,
        strides,
        &[],
        &[],
        None,
        gpu_name,
        &CompileOptions::default(),
    )
    .expect("Failed to create compiler");
    let mlir = compiler.compile().expect("Failed to compile").to_string();
    println!("=== MLIR for {kernel} ===\n{mlir}");
    mlir
}

#[test]
fn rank2_emits_get_index_space_shape() {
    common::with_test_stack(|| {
        let mlir = compile(
            "num_tiles_2d",
            &[64.to_string(), 64.to_string()],
            &[("input", &[-1, -1]), ("out", &[1])],
        );
        assert!(
            mlir.contains("get_index_space_shape"),
            "expected `get_index_space_shape` op in emitted MLIR"
        );
        assert!(
            mlir.contains("partition_view"),
            "expected partition_view operand in the op's input"
        );
    });
}

#[test]
fn rank3_emits_get_index_space_shape() {
    common::with_test_stack(|| {
        let mlir = compile(
            "num_tiles_3d_axis2",
            &[32.to_string(), 32.to_string(), 32.to_string()],
            &[("input", &[-1, -1, -1]), ("out", &[1])],
        );
        assert!(
            mlir.contains("get_index_space_shape"),
            "expected `get_index_space_shape` op in emitted MLIR"
        );
    });
}
