** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Mon Jul 19 16:34:11 2021
Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_25721_caddy13_nhpoole_SWtdLU.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=07/19 16:34:55, mem=565.8M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'sar_adc_controller' saved by 'Innovus' '20.13-s083_1' on 'Mon Jul 19 16:33:58 2021'.
% Begin Load MMMC data ... (date=07/19 16:34:56, mem=570.0M)
% End Load MMMC data ... (date=07/19 16:34:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=570.7M, current mem=570.7M)

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon Jul 19 16:34:56 2021
viaInitial ends at Mon Jul 19 16:34:56 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.03min, real=0.03min, mem=18.9M, fe_cpu=0.72min, fe_real=0.78min, fe_mem=680.6M) ***
% Begin Load netlist data ... (date=07/19 16:34:58, mem=594.2M)
*** Begin netlist parsing (mem=680.6M) ***
Created 427 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 689.566M, initial mem = 267.605M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=689.6M) ***
% End Load netlist data ... (date=07/19 16:34:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=602.8M, current mem=602.8M)
Set top cell to sar_adc_controller.
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Hooked 854 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sar_adc_controller ...
*** Netlist is unique.
** info: there are 865 modules.
** info: there are 85 stdCell insts.

*** Memory Usage v#2 (Current mem = 725.039M, initial mem = 267.605M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
setAnalysisMode -usefulSkew already set.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Change floorplan default-technical-site to 'unithd'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.gz (mem = 936.7M).
% Begin Load floorplan data ... (date=07/19 16:35:00, mem=850.7M)
*info: reset 100 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 80500 100640)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=853.4M, current mem=853.4M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=07/19 16:35:02, total cpu=0:00:00.1, real=0:00:02.0, peak res=853.4M, current mem=852.9M)
Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
% Begin Load SymbolTable ... (date=07/19 16:35:02, mem=853.1M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=07/19 16:35:04, total cpu=0:00:00.0, real=0:00:02.0, peak res=853.4M, current mem=853.4M)
Loading place ...
% Begin Load placement data ... (date=07/19 16:35:04, mem=853.4M)
Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=939.7M) ***
Total net length = 1.556e+03 (7.523e+02 8.032e+02) (ext = 8.013e+02)
% End Load placement data ... (date=07/19 16:35:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon Jul 19 16:33:52 2021)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=936.7M) ***
% Begin Load routing data ... (date=07/19 16:35:05, mem=854.2M)
Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021 Format: 20.1) ...
*** Total 99 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=940.7M) ***
% End Load routing data ... (date=07/19 16:35:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=859.6M, current mem=858.7M)
Loading Drc markers ...
... 34 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 2 : CPU = 0 : MEM = 0.
Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=945.7M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/19 16:35:10, mem=865.7M)
source /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/13-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller_power_constraints.tcl
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=07/19 16:35:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=872.2M, current mem=872.2M)
% Begin load AAE data ... (date=07/19 16:35:10, mem=906.7M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1011.21 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=07/19 16:35:10, total cpu=0:00:00.6, real=0:00:00.0, peak res=912.6M, current mem=912.6M)
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=07/19 16:35:11, total cpu=0:00:06.6, real=0:00:16.0, peak res=937.2M, current mem=912.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
*** Message Summary: 37 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/setup-ccopt.tcl"

### Start verbose source output (echo mode) for 'scripts/setup-ccopt.tcl' ...
# set_ccopt_property clone_clock_gates true
# set_ccopt_property clone_clock_logic true
# set_ccopt_property ccopt_merge_clock_gates true
# set_ccopt_property ccopt_merge_clock_logic true
# set_ccopt_property cts_merge_clock_gates true
# set_ccopt_property cts_merge_clock_logic true
# puts "Info: Useful skew = $::env(useful_skew)"
Info: Useful skew = True
# puts "Info: Useful skew ccopt effort = $::env(useful_skew_ccopt_effort)"
Info: Useful skew ccopt effort = standard
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew      true
  setOptMode -usefulSkewCCOpt $::env(useful_skew_ccopt_effort)
} else {
  setOptMode -usefulSkew      false
}
setAnalysisMode -usefulSkew already set.
### End verbose source output for 'scripts/setup-ccopt.tcl'.

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_cts.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_cts.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> cts,restore_design

# <begin tag cts,restore_design,skip>
#
# restoreDesign checkpoints/place.enc.dat sar_adc_controller
#
# <end tag cts,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) cts
# set vars(cts,start_time) [clock seconds]
# um::push_snapshot_stack
# setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setAnalysisMode -cppr both
# setNanoRouteMode -drouteUseMultiCutViaEffort high -routeWithLithoDriven true
# Puts "<FF> RUNNING CLOCK TREE SYNTHESIS ..."
<FF> RUNNING CLOCK TREE SYNTHESIS ...
# Puts "<FF> UPDATING TIMING ..."
<FF> UPDATING TIMING ...
# if {[lsearch [all_constraint_modes] constraints_default] != -1} {
   set vars(constraints_default,post_cts_sdc_list) [concat ./inputs/design.sdc ]
}
# set restore [get_global timing_defer_mmmc_object_updates]
# set_global timing_defer_mmmc_object_updates true
# foreach mode [all_constraint_modes] {
   if {[info exists vars($mode,post_cts_sdc_list)]} {
      update_constraint_mode -name $mode \
         -sdc_files $vars($mode,post_cts_sdc_list)
   } else {
      foreach view [all_analysis_views] {
         set m [regsub _$view $mode ""]
         if {[info exists vars($m,post_cts_sdc_list)]} {
            update_constraint_mode -name $mode \
               -sdc_files $vars($m,post_cts_sdc_list)
         }
      }
   }
}
The software is currently configured with the timing global 'timing_defer_mmmc_object_updates' set to 'true'. In this mode, you are required to issue the 'set_analysis_view' command with the '-update_timing' option after you are done with constraint updates to enable the new configuration.
# set_analysis_view -update_timing
Reading timing constraints file './inputs/design.sdc' ...
Current (total cpu=0:00:47.1, real=0:01:01, peak res=937.2M, current mem=895.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./inputs/design.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./inputs/design.sdc, Line 29).

INFO (CTE): Reading of timing constraints file ./inputs/design.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=909.9M, current mem=909.9M)
Current (total cpu=0:00:47.2, real=0:01:01, peak res=937.2M, current mem=909.9M)
Reading latency file '/tmp/innovus_temp_25721_caddy13_nhpoole_SWtdLU/.mmmciwikgs/views/analysis_default/latency.sdc' ...
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Current (total cpu=0:00:47.3, real=0:01:01, peak res=937.2M, current mem=909.9M)
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=978.9M, current mem=978.9M)
Current (total cpu=0:00:47.6, real=0:01:01, peak res=978.9M, current mem=978.9M)
# set_global timing_defer_mmmc_object_updates $restore
# source innovus-foundation-flow/timingderate.sdc
<FF> DERATING DELAY CORNERS ...
# puts "<FF> Plugin -> pre_cts_tcl"
<FF> Plugin -> pre_cts_tcl
# create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 20 sinks and 1 clock gates.
  Extraction for ideal_clock complete.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
# ccopt_design -outDir reports -prefix cts
#% Begin ccopt_design (date=07/19 16:35:13, mem=888.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:48.0/0:00:59.7 (0.8), mem = 1004.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteUseMultiCutViaEffort   high
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          44
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithLithoDriven         true
setDesignMode -powerEffort                     high
setDesignMode -process                         130
setDesignMode -topRoutingLayer                 met5
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { analysis_default }
setOptMode -activeSetupViews                   { analysis_default }
setOptMode -autoSetupViews                     { analysis_default}
setOptMode -autoTDGRSetupViews                 { analysis_default}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -optimizeFF                         true
setOptMode -powerEffort                        high
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setOptMode -timeDesignCompressReports          false
setOptMode -usefulSkew                         true
setOptMode -usefulSkewCCOpt                    standard
setOptMode -usefulSkewPreCTS                   true
setPlaceMode -MXPBoundaryLevel                 7
setPlaceMode -MXPConstraintFile                {}
setPlaceMode -MXPControlSetting                0
setPlaceMode -MXPLogicHierAware                0
setPlaceMode -MXPPreplaceSetting               5
setPlaceMode -MXPRefineSetting                 17
setPlaceMode -place_global_clock_gate_aware    true
setPlaceMode -place_global_cong_effort         medium
setPlaceMode -place_global_place_io_pins       false
setPlaceMode -timingDriven                     true
setRouteMode -earlyGlobalMaxRouteLayer         6

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
(ccopt_design): Checking analysis view for power/activity...
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1005.6M, init mem=1041.7M)
*info: Placed = 128            (Fixed = 43)
*info: Unplaced = 0           
Placement Density:78.81%(731/927)
Placement Density (including fixed std cells):79.97%(785/981)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1042.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...

Power Net Detected:
        Voltage	    Name
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
ideal_clock(50MHz) CK: assigning clock ideal_clock to net clk

Starting Levelizing
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT)
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 10%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 20%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 30%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 40%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 50%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 60%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 70%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 80%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 90%

Finished Levelizing
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT)

Starting Activity Propagation
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT)
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 10%
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:35:13 (2021-Jul-19 23:35:13 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:01.0 real=0:00:00.8)
Found 0 advancing pin insertion delay (0.000% of 20 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 20 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1748.29 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=89  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 89 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 89 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.675520e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 245
[NR-eGR]   met1  (2H) length: 8.197200e+02um, number of vias: 331
[NR-eGR]   met2  (3V) length: 8.352300e+02um, number of vias: 34
[NR-eGR]   met3  (4H) length: 6.854000e+01um, number of vias: 6
[NR-eGR]   met4  (5V) length: 4.825000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.771740e+03um, number of vias: 616
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.045500e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.11 sec, Curr Mem: 1782.36 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.1)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
clone_clock_gates is set for at least one object
clone_clock_logic is set for at least one object
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  clone_clock_gates: true (default: false)
  clone_clock_logic: true (default: false)
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
For power domain auto-default:
  Buffers:     
  Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
  Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 980.941um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:both, late and power domain auto-default:
  Slew time target (leaf):    0.134ns
  Slew time target (trunk):   0.134ns
  Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.148ns
  Buffer max distance: 547.648um
Fastest wire driving cells and distances:
  Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=547.648um, saturatedSlew=0.120ns, speed=3673.025um per ns, cellArea=54.832um^2 per 1000um}
  Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=137.304um, saturatedSlew=0.121ns, speed=596.196um per ns, cellArea=164.027um^2 per 1000um}
  Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=127.432um, saturatedSlew=0.121ns, speed=542.726um per ns, cellArea=166.916um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
  Sources:                     pin clk
  Total number of sinks:       20
  Delay constrained sinks:     20
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:both.late:
  Skew target:                 0.148ns
Primary reporting skew groups are:
skew_group ideal_clock/constraints_default with 20 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
  cell areas       : b=0.000um^2, i=0.000um^2, icg=18.768um^2, nicg=0.000um^2, l=0.000um^2, total=18.768um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
Clock DAG library cell distribution initial state {count}:
   ICGs: sky130_fd_sc_hd__sdlclkp_1: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0         1      [min=36, max=36, avg=36, sd=0, total=36]
   0          1         1      [min=107, max=107, avg=107, sd=0, total=107]
---------------------------------------------------------------------------

Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.9 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
  Original list had 3 cells:
  sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Library trimming was not able to trim any cells:
  sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=18.768um^2, nicg=0.000um^2, l=0.000um^2, total=18.768um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
    Clock DAG library cell distribution before merging {count}:
       ICGs: sky130_fd_sc_hd__sdlclkp_1: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              1
    Globally unique enables                        1
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=1, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=22.522um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=35.940um, total=35.940um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree ideal_clock...
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree ideal_clock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
      hp wire lengths  : top=0.000um, trunk=26.060um, leaf=82.350um, total=108.410um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:52.1 mem=1916.0M) ***
Total net bbox length = 1.593e+03 (7.753e+02 8.175e+02) (ext = 6.970e+02)
Move report: Detail placement moves 54 insts, mean move: 5.72 um, max move: 28.20 um 
	Max move on inst (U86): (40.48, 69.36) --> (46.92, 47.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1919.1MB
Summary Report:
Instances move: 54 (out of 89 movable)
Instances flipped: 0
Mean displacement: 5.72 um
Max displacement: 28.20 um (Instance: U86) (40.48, 69.36) -> (46.92, 47.6)
	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__clkinv_1
Total net bbox length = 1.868e+03 (9.032e+02 9.651e+02) (ext = 7.179e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1919.1MB
*** Finished refinePlace (0:00:52.1 mem=1919.1M) ***
    ClockRefiner summary
    All clock instances: Moved 14, flipped 7 and cell swapped 0 (out of a total of 25).
    The largest move was 10.6 um for CTS_ccl_a_inv_00003.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ---------------------------------
    Movement (um)     Number of cells
    ---------------------------------
    [5.44,5.954)             1
    [5.954,6.468)            0
    [6.468,6.982)            0
    [6.982,7.496)            0
    [7.496,8.01)             0
    [8.01,8.524)             0
    [8.524,9.038)            0
    [9.038,9.552)            0
    [9.552,10.066)           0
    [10.066,10.58)           1
    ---------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired            Achieved           Node
                     location           location           
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        10.58        (42.780,53.040)    (32.200,53.040)    CTS_ccl_a_inv_00003 (a lib_cell sky130_fd_sc_hd__clkinv_4) at (32.200,53.040), in power domain auto-default
         5.44        (39.560,53.040)    (39.560,47.600)    CTS_ccl_a_inv_00006 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (39.560,47.600), in power domain auto-default
         0           (33.950,54.805)    (33.950,54.805)    CTS_ccl_a_inv_00003 (a lib_cell sky130_fd_sc_hd__clkinv_4) at (32.200,53.040), in power domain auto-default
         0           (42.898,49.365)    (42.898,49.365)    CTS_ccl_a_inv_00006 (a lib_cell sky130_fd_sc_hd__clkinv_8) at (39.560,47.600), in power domain auto-default
         0           (40.880,54.805)    (40.880,54.805)    cell clk_gate_dac_select_bits_reg/latch (a lib_cell sky130_fd_sc_hd__sdlclkp_4) at (39.560,53.040), in power domain auto-default
         0           (42.900,60.228)    (42.900,60.228)    CTS_ccl_a_inv_00009 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (37.260,58.480), in power domain auto-default
         0           (34.840,67.612)    (34.840,67.612)    CTS_ccl_a_inv_00013 (a lib_cell sky130_fd_sc_hd__clkinv_16) at (29.440,66.640), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
      cell capacitance : b=0.000pF, i=0.113pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.030pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.185um, leaf=151.399um, total=249.584um
      hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.097ns]} avg=0.097ns sd=0.000ns sum=0.097ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.134ns count=4 avg=0.089ns sd=0.096ns min=0.024ns max=0.230ns {3 <= 0.080ns, 0 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns} {0 <= 0.141ns, 0 <= 0.147ns, 0 <= 0.161ns, 0 <= 0.201ns, 1 > 0.201ns}
      Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.009ns min=0.085ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.074)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.074)
    Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.9 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 6 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=93  numIgnoredNets=87
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.556800e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.345600e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.10% V. EstWL: 4.732800e+02um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.28% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.28% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 246
[NR-eGR]   met1  (2H) length: 7.877500e+02um, number of vias: 321
[NR-eGR]   met2  (3V) length: 8.322850e+02um, number of vias: 46
[NR-eGR]   met3  (4H) length: 1.177600e+02um, number of vias: 8
[NR-eGR]   met4  (5V) length: 4.206000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.779855e+03um, number of vias: 621
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.608650e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 27
[NR-eGR]   met1  (2H) length: 5.819000e+01um, number of vias: 35
[NR-eGR]   met2  (3V) length: 1.182350e+02um, number of vias: 18
[NR-eGR]   met3  (4H) length: 6.440000e+01um, number of vias: 4
[NR-eGR]   met4  (5V) length: 2.004000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.608650e+02um, number of vias: 84
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.608650e+02um, number of vias: 84
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 1916.47 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:00:52.8/0:01:03.8 (0.8), mem = 1916.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 98
[NR-eGR] Read numTotalNets=93  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 87 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.738080e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1916.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 250
[NR-eGR]   met1  (2H) length: 8.742300e+02um, number of vias: 349
[NR-eGR]   met2  (3V) length: 9.409150e+02um, number of vias: 53
[NR-eGR]   met3  (4H) length: 1.389200e+02um, number of vias: 24
[NR-eGR]   met4  (5V) length: 1.321500e+02um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.086215e+03um, number of vias: 676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1914.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.4), totSession cpu/real = 0:00:53.0/0:01:04.0 (0.8), mem = 1914.5M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:00.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sar_adc_controller' of instances=132 and nets=104 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1914.465M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
    cell areas       : b=0.000um^2, i=85.082um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=107.603um^2
    cell capacitance : b=0.000pF, i=0.113pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.118pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.031pF, total=0.048pF
    wire lengths     : top=0.000um, trunk=98.185um, leaf=151.399um, total=249.584um
    hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns sum=0.098ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.134ns count=4 avg=0.089ns sd=0.097ns min=0.024ns max=0.232ns {3 <= 0.080ns, 0 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns} {0 <= 0.141ns, 0 <= 0.147ns, 0 <= 0.161ns, 0 <= 0.201ns, 1 > 0.201ns}
    Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: sky130_fd_sc_hd__clkinv_16: 2 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.075)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.270, max=0.344, avg=0.300, sd=0.037], skew [0.074 vs 0.148], 100% {0.270, 0.344} (wid=0.003 ws=0.001) (gid=0.341 gs=0.075)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:01.8 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=63.811um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=86.333um^2
      cell capacitance : b=0.000pF, i=0.084pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.088pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.031pF, total=0.050pF
      wire lengths     : top=0.000um, trunk=104.220um, leaf=151.399um, total=255.619um
      hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.134ns count=4 avg=0.063ns sd=0.037ns min=0.024ns max=0.099ns {2 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 2 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365], skew [0.074 vs 0.148]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365], skew [0.074 vs 0.148]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=4, icg=1, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=63.811um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=86.333um^2
      cell capacitance : b=0.000pF, i=0.084pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.088pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.019pF, leaf=0.031pF, total=0.050pF
      wire lengths     : top=0.000um, trunk=104.220um, leaf=151.399um, total=255.619um
      hp wire lengths  : top=0.000um, trunk=41.960um, leaf=99.440um, total=141.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.134ns count=4 avg=0.063ns sd=0.037ns min=0.024ns max=0.099ns {2 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: sky130_fd_sc_hd__clkinv_16: 1 sky130_fd_sc_hd__clkinv_8: 1 sky130_fd_sc_hd__clkinv_4: 2 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365, avg=0.320, sd=0.037], skew [0.074 vs 0.148], 100% {0.290, 0.365} (wid=0.003 ws=0.001) (gid=0.362 gs=0.075)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.290, max=0.365, avg=0.320, sd=0.037], skew [0.074 vs 0.148], 100% {0.290, 0.365} (wid=0.003 ws=0.001) (gid=0.362 gs=0.075)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
      wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
      wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
      wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.031pF, total=0.049pF
      wire lengths     : top=0.000um, trunk=106.930um, leaf=151.399um, total=258.329um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.134ns count=2 avg=0.091ns sd=0.037ns min=0.064ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.099ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.193, max=0.212], skew [0.018 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:02.6 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 5 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
          wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
          hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
          wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
          hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
          wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
          hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
    cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
    cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
    wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
    hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
          wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
          hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 5 Succeeded: 0
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210], skew [0.019 vs 0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.031pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=98.270um, leaf=152.670um, total=250.940um
      hp wire lengths  : top=0.000um, trunk=16.360um, leaf=99.440um, total=115.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.134ns count=2 avg=0.087ns sd=0.032ns min=0.064ns max=0.110ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.092ns sd=0.009ns min=0.086ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.191, max=0.210, avg=0.199, sd=0.009], skew [0.019 vs 0.148], 100% {0.191, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.019)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        80% ...100% 
        Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        80% ...100% 
        Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
      wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.8 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.058pF fall=0.053pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
      wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
      wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=3, computed=0, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=4, filtered=4, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
        cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
        cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
        wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
        hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
      Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 5 , Succeeded = 0 , Constraints Broken = 3 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.030pF, total=0.044pF
      wire lengths     : top=0.000um, trunk=90.390um, leaf=146.919um, total=237.309um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.134ns count=2 avg=0.085ns sd=0.039ns min=0.057ns max=0.112ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.091ns sd=0.010ns min=0.084ns max=0.098ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.180, max=0.210, avg=0.192, sd=0.015], skew [0.030 vs 0.148], 100% {0.180, 0.210} (wid=0.002 ws=0.001) (gid=0.209 gs=0.031)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=0.103pF fall=0.097pF), of which (rise=0.044pF fall=0.044pF) is wire, and (rise=0.058pF fall=0.053pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:56.9 mem=1924.4M) ***
Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.4MB
Summary Report:
Instances move: 0 (out of 87 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.4MB
*** Finished refinePlace (0:00:56.9 mem=1924.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=4, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 4 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=91  numIgnoredNets=87
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.86% V. EstWL: 2.420800e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.508800e+02um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 244
[NR-eGR]   met1  (2H) length: 8.675600e+02um, number of vias: 342
[NR-eGR]   met2  (3V) length: 9.107750e+02um, number of vias: 50
[NR-eGR]   met3  (4H) length: 1.324800e+02um, number of vias: 24
[NR-eGR]   met4  (5V) length: 1.202900e+02um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.031105e+03um, number of vias: 660
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.567350e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[NR-eGR]   met1  (2H) length: 6.578000e+01um, number of vias: 36
[NR-eGR]   met2  (3V) length: 1.248150e+02um, number of vias: 15
[NR-eGR]   met3  (4H) length: 5.796000e+01um, number of vias: 4
[NR-eGR]   met4  (5V) length: 8.180000e+00um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.567350e+02um, number of vias: 80
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.567350e+02um, number of vias: 80
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 1926.47 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1926.469M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
          wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
          hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
            cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
            cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
            wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
            hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
            Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
            cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
            cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
            wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
            hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
            Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
            cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
            cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
            sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
            wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
            wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
            hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
            Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
             ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
          cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
          cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.032pF, total=0.048pF
          wire lengths     : top=0.000um, trunk=92.315um, leaf=164.420um, total=256.735um
          hp wire lengths  : top=0.000um, trunk=5.900um, leaf=99.440um, total=105.340um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.134ns count=2 avg=0.088ns sd=0.041ns min=0.059ns max=0.117ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
          Leaf  : target=0.134ns count=2 avg=0.093ns sd=0.011ns min=0.086ns max=0.101ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
           ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.184, max=0.214, avg=0.196, sd=0.015], skew [0.030 vs 0.148], 100% {0.184, 0.214} (wid=0.002 ws=0.001) (gid=0.213 gs=0.030)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:58.0 mem=1831.7M) ***
Total net bbox length = 1.840e+03 (8.811e+02 9.593e+02) (ext = 7.330e+02)
Move report: Detail placement moves 17 insts, mean move: 5.64 um, max move: 25.06 um 
	Max move on inst (dac_select_bits_reg_7_): (43.24, 34.00) --> (34.50, 50.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1834.7MB
Summary Report:
Instances move: 17 (out of 87 movable)
Instances flipped: 0
Mean displacement: 5.64 um
Max displacement: 25.06 um (Instance: dac_select_bits_reg_7_) (43.24, 34) -> (34.5, 50.32)
	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1834.7MB
*** Finished refinePlace (0:00:58.0 mem=1834.7M) ***
  ClockRefiner summary
  All clock instances: Moved 5, flipped 2 and cell swapped 0 (out of a total of 23).
  The largest move was 25.1 um for dac_select_bits_reg_7_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=13, trialRouted=85, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 4 nets for routing of which 4 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 4 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=91  numIgnoredNets=87
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.38% V. EstWL: 2.230400e+02um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.291200e+02um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.28% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.28% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 244
[NR-eGR]   met1  (2H) length: 8.519200e+02um, number of vias: 335
[NR-eGR]   met2  (3V) length: 8.973450e+02um, number of vias: 49
[NR-eGR]   met3  (4H) length: 1.389200e+02um, number of vias: 24
[NR-eGR]   met4  (5V) length: 1.255300e+02um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.013715e+03um, number of vias: 652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.393450e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]    li1  (1V) length: 0.000000e+00um, number of vias: 25
[NR-eGR]   met1  (2H) length: 5.014000e+01um, number of vias: 29
[NR-eGR]   met2  (3V) length: 1.113850e+02um, number of vias: 14
[NR-eGR]   met3  (4H) length: 6.440000e+01um, number of vias: 4
[NR-eGR]   met4  (5V) length: 1.342000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.393450e+02um, number of vias: 72
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.393450e+02um, number of vias: 72
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1833.78 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 4 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-drouteUseMultiCutViaEffort low
-routeWithLithoDriven false
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=07/19 16:35:22, mem=1660.7M)

globalDetailRoute

#Start globalDetailRoute on Mon Jul 19 16:35:22 2021
#
#create default rule from bind_ndr_rule rule=0x2b6c1784c320 0x2b6c3a4a8fc0
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
#num needed restored net=0
#need_extraction net=0 (total=102)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Wire/Via statistics before Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 239 um.
#Total half perimeter of net bounding box = 189 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 50 um.
#Total wire length on LAYER met2 = 111 um.
#Total wire length on LAYER met3 = 64 um.
#Total wire length on LAYER met4 = 13 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 72
#Up-Via Summary (total 72):
#           
#-----------------------
# li1                25
# met1               29
# met2               14
# met3                4
#-----------------------
#                    72 
#
#Start routing data preparation on Mon Jul 19 16:35:23 2021
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 92 nets.
#Voltage range [1.800 - 1.800] has 6 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.78 (MB), peak = 2151.22 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1690.54 (MB), peak = 2151.22 (MB)
#Data initialization: cpu:00:00:02, real:00:00:00, mem:1.7 GB, peak:2.1 GB --3.75 [16]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       11 ( 0         pin),     64 ( 2         pin),     20 ( 3         pin),
#        1 ( 4         pin),      1 ( 5         pin),      1 ( 6         pin),
#        1 ( 9         pin),      2 (10-19      pin),      1 (20-29      pin),
#        0 (>=2000     pin).
#Total: 102 nets, 4 fully global routed, 4 clocks, 4 nets have extra space,
#       4 nets have layer range, 4 nets have weight, 4 nets have avoid detour,
#       4 nets have priority.
#
#Nets in 1 layer range:
#   (3 met2, 4 met3) :        4 ( 3.9%)
#
#Nets in 1 priority group:
#  clock:        4 ( 3.9%)
#
#4 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --1.08 [16]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#1 li1        0       0       0(  0%)      25( 35%)
#2 met1      50       0      50( 21%)      29( 40%)
#3 met2       0     111     111( 47%)      14( 19%)
#4 met3      64       0      64( 27%)       4(  6%)
#5 met4       0      13      13(  6%)       0(  0%)
#6 met5       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#           114     124     239            72      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#1 li1        0       0       0(  0%)      25( 40%)       0(  0%)      0(  0.0%)      0(  0.0%)
#2 met1      49       0      49( 21%)      24( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#3 met2       0     111     111( 47%)      10( 16%)       0(  0%)      0(  0.0%)      0(  0.0%)
#4 met3      65       0      65( 28%)       4(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#5 met4       0      11      11(  5%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#6 met5       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#           115     123     238            63             0            0              0        
#Line Assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.09 (MB)
#Total memory = 1720.37 (MB)
#Peak memory = 2151.22 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:2.1 GB --1.04 [16]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 19
#  Total number of overlap segments     =  0 (  0.0%)
#  Total number of assigned segments    = 19 (100.0%)
#  Total number of shifted segments     =  0 (  0.0%)
#  Average movement of shifted segments =  0.00 tracks
#
#  Total number of overlaps             =  0
#  Total length of overlaps             =  0 um
#
#End assignment summary.
#Wire/Via statistics after Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 238 um.
#Total half perimeter of net bounding box = 189 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 49 um.
#Total wire length on LAYER met2 = 112 um.
#Total wire length on LAYER met3 = 66 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 63
#Up-Via Summary (total 63):
#           
#-----------------------
# li1                25
# met1               24
# met2               10
# met3                4
#-----------------------
#                    63 
#
#Routing data preparation, pin analysis, Line Assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 33.73 (MB)
#Total memory = 1707.20 (MB)
#Peak memory = 2151.22 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.86 (MB), peak = 2151.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 236 um.
#Total half perimeter of net bounding box = 189 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 36 um.
#Total wire length on LAYER met2 = 118 um.
#Total wire length on LAYER met3 = 71 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 65
#Up-Via Summary (total 65):
#           
#-----------------------
# li1                25
# met1               24
# met2               12
# met3                4
#-----------------------
#                    65 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.02 (MB)
#Total memory = 1711.21 (MB)
#Peak memory = 2151.22 (MB)
#
#Start Post Route via swapping..
#77.35% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.68 (MB), peak = 2151.22 (MB)
#CELL_VIEW sar_adc_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 236 um.
#Total half perimeter of net bounding box = 189 um.
#Total wire length on LAYER li1 = 0 um.
#Total wire length on LAYER met1 = 36 um.
#Total wire length on LAYER met2 = 118 um.
#Total wire length on LAYER met3 = 71 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 65
#Up-Via Summary (total 65):
#           
#-----------------------
# li1                25
# met1               24
# met2               12
# met3                4
#-----------------------
#                    65 
#
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.48 (MB)
#Total memory = 1711.68 (MB)
#Peak memory = 2151.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:04
#Increased memory = 58.99 (MB)
#Total memory = 1719.68 (MB)
#Peak memory = 2151.22 (MB)
#Number of warnings = 9
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 19 16:35:26 2021
#
% End globalDetailRoute (date=07/19 16:35:26, total cpu=0:00:05.6, real=0:00:04.0, peak res=2151.2M, current mem=1710.9M)
        NanoRoute done. (took cpu=0:00:05.7 real=0:00:04.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 4 net(s)
Set FIXED placed status on 3 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1883.29 MB )
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 87 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.00% V. EstWL: 1.789760e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 248
[NR-eGR]   met1  (2H) length: 8.588200e+02um, number of vias: 330
[NR-eGR]   met2  (3V) length: 1.021365e+03um, number of vias: 45
[NR-eGR]   met3  (4H) length: 1.676700e+02um, number of vias: 14
[NR-eGR]   met4  (5V) length: 7.725000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.125105e+03um, number of vias: 637
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.10 sec, Curr Mem: 1883.29 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=11, trialRouted=87, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.3 real=0:00:04.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1883.289M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
    cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
    cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
    wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
    hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.4 real=0:00:05.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
        cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
        cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
        wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
        hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
        cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
        cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
        wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
        hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 4, nets tested: 4, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
      wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
        cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
        cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
        wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
        hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
        Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
         ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=4, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=11, trialRouted=87, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
    cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
    cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
    wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
    hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
    Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  Clock gate cloning added 0 clock gates.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         0       0.000       0.000
  Inverters                       2      13.763       0.016
  Integrated Clock Gates          1      22.522       0.004
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             3      36.285       0.021
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       87.845
  Leaf       148.550
  Total      236.395
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         5.900
  Leaf         92.960
  Total        98.860
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.021    0.015    0.036
  Leaf     0.038    0.030    0.067
  Total    0.058    0.044    0.103
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   20      0.038     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.134       2       0.085       0.040      0.057    0.113    {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
  Leaf        0.134       2       0.090       0.006      0.086    0.094    {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------------------------
  Name                          Type        Inst     Inst Area 
                                            Count    (um^2)
  -------------------------------------------------------------
  sky130_fd_sc_hd__clkinv_4     inverter      1         8.758
  sky130_fd_sc_hd__clkinv_2     inverter      1         5.005
  sky130_fd_sc_hd__sdlclkp_4    icg           1        22.522
  -------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    0.181     0.207     0.026       0.148         0.000           0.000           0.191        0.013     100% {0.181, 0.207}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    0.181     0.207     0.026       0.148         0.000           0.000           0.191        0.013     100% {0.181, 0.207}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2115.72)
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2847.19 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2740.41 CPU=0:00:00.4 REAL=0:00:01.0)
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.228377
	 Executing: set_clock_latency -source -early -min -rise -0.228377 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.228377
	 Executing: set_clock_latency -source -late -min -rise -0.228377 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.182777
	 Executing: set_clock_latency -source -early -min -fall -0.182777 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.182777
	 Executing: set_clock_latency -source -late -min -fall -0.182777 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.228377
	 Executing: set_clock_latency -source -early -max -rise -0.228377 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.228377
	 Executing: set_clock_latency -source -late -max -rise -0.228377 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.182777
	 Executing: set_clock_latency -source -early -max -fall -0.182777 [get_pins clk]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.182777
	 Executing: set_clock_latency -source -late -max -fall -0.182777 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:00.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
  cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
  cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
  sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.030pF, total=0.044pF
  wire lengths     : top=0.000um, trunk=87.845um, leaf=148.550um, total=236.395um
  hp wire lengths  : top=0.000um, trunk=5.900um, leaf=92.960um, total=98.860um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.134ns count=2 avg=0.085ns sd=0.040ns min=0.057ns max=0.113ns {1 <= 0.080ns, 0 <= 0.107ns, 1 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
  Leaf  : target=0.134ns count=2 avg=0.090ns sd=0.006ns min=0.086ns max=0.094ns {0 <= 0.080ns, 2 <= 0.107ns, 0 <= 0.121ns, 0 <= 0.127ns, 0 <= 0.134ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
   ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
Skew group summary after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=0.181, max=0.207, avg=0.191, sd=0.013], skew [0.026 vs 0.148], 100% {0.181, 0.207} (wid=0.001 ws=0.000) (gid=0.206 gs=0.026)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:18.5 real=0:00:15.2)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS           7.30 (Init 1.77, Construction 1.48, Implementation 2.41, eGRPC 0.70, PostConditioning 0.41, Other 0.53)
Clock Runtime:  (35%) CTS services       5.13 (RefinePlace 0.27, EarlyGlobalClock 0.41, NanoRoute 4.30, ExtractRC 0.16, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS          2.17 (Init 1.05, CongRepair/EGR-DP 0.28, TimingUpdate 0.84, Other 0.00)
Clock Runtime: (100%) Total             14.60

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1835.2M, totSessionCpu=0:01:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:01:06.8/0:01:15.1 (0.9), mem = 2008.6M
GigaOpt running with 16 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1855.8M, totSessionCpu=0:01:10 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2012.6M)

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 16 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2114.13)
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2742.91 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2742.91 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:12 mem=2710.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.266  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   31    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2052.8M, totSessionCpu=0:01:12 **
*** InitOpt #1 [finish] : cpu/real = 0:00:05.2/0:00:04.6 (1.2), totSession cpu/real = 0:01:12.1/0:01:19.7 (0.9), mem = 2209.4M
** INFO : this run is activating low effort ccoptDesign flow

Power view               = analysis_default
Number of VT partitions  = 3
Standard cells in design = 427
Instances in design      = 87

Instance distribution across the VT partitions:

 LVT : inst = 1 (1.1%), cells = 17 (3.98%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 1 (1.1%)

 SVT : inst = 57 (65.5%), cells = 151 (35.36%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 57 (65.5%)

 HVT : inst = 28 (32.2%), cells = 229 (53.63%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 28 (32.2%)

Reporting took 0 sec
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
*** Starting optimizing excluded clock nets MEM= 2209.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2209.4M) ***
*** Starting optimizing excluded clock nets MEM= 2209.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2209.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] : totSession cpu/real = 0:01:12.3/0:01:19.8 (0.9), mem = 2209.4M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** DrvOpt #1 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:15.0/0:01:22.5 (0.9), mem = 2221.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:15.0/0:01:22.6 (0.9), mem = 2222.9M
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*info: 4 clock nets excluded
*info: 10 special nets excluded.
*info: 11 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                End Point                |
+--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
|   0.000|   0.000|   80.70%|   0:00:00.0| 2743.3M|analysis_default|         NA| NA                                      |
+--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2743.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2743.3M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** GlobalOpt #1 [finish] : cpu/real = 0:00:06.0/0:00:05.8 (1.0), totSession cpu/real = 0:01:21.0/0:01:28.4 (0.9), mem = 2263.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:01:21.2/0:01:28.5 (0.9), mem = 2250.9M
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*info: 4 clock nets excluded
*info: 10 special nets excluded.
*info: 11 no-driver nets excluded.
*info: 4 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 80.70
OptDebug: End of Setup Fixing:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2756.4M) ***

(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** WnsOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:06.0 (1.0), totSession cpu/real = 0:01:27.3/0:01:34.5 (0.9), mem = 2288.5M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
GigaOpt: target slack met, skip TNS optimization
GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:01:27.4/0:01:34.6 (0.9), mem = 2686.4M
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.088  TNS Slack 0.000 Density 80.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.70%|        -|   0.088|   0.000|   0:00:00.0| 2690.4M|
|   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
|   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
|   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
|   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
|   80.70%|        0|   0.088|   0.000|   0:00:00.0| 2995.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.088  TNS Slack 0.000 Density 80.70
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
*** Starting refinePlace (0:01:32 mem=2995.7M) ***
Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.7MB
Summary Report:
Instances move: 0 (out of 84 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.897e+03 (8.991e+02 9.981e+02) (ext = 7.284e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2995.7MB
*** Finished refinePlace (0:01:32 mem=2995.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2995.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2995.7M) ***
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** AreaOpt #1 [finish] : cpu/real = 0:00:04.6/0:00:04.5 (1.0), totSession cpu/real = 0:01:32.0/0:01:39.1 (0.9), mem = 2995.7M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2283.74M, totSessionCpu=0:01:32).
**optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 2090.9M, totSessionCpu=0:01:32 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.266  |  0.000  |   N/A   |  9.266  | 18.903  | 19.198  | 18.654  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.02MB/3545.62MB/2124.17MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(50MHz) CK: assigning clock ideal_clock to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.18MB/3545.62MB/2124.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.18MB/3545.62MB/2124.18MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 10%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 20%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 30%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 40%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 50%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 60%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 70%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 80%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 90%

Finished Levelizing
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)

Starting Activity Propagation
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 10%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2124.20MB/3545.62MB/2124.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 10%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 20%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 30%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 40%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 50%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 60%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 70%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 80%
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT): 90%

Finished Calculating power
2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.50MB/3542.38MB/2127.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.50MB/3542.38MB/2127.58MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2127.58MB/3542.38MB/2127.58MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2127.59MB/3542.38MB/2127.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-19 16:35:52 (2021-Jul-19 23:35:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sar_adc_controller
*
*	Parasitic Files used:
*
*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00000031
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     1.659e-07       54.03
Macro                                  0           0
IO                                     0           0
Combinational                  1.225e-07       39.89
Clock (Combinational)          8.028e-09       2.615
Clock (Sequential)             1.061e-08       3.457
-----------------------------------------------------------------------------------------
Total                           3.07e-07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   3.07e-07         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    1.864e-08       6.073
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*              Highest Leakage Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*                Total Cap:      6.82608e-13 F
*                Total instances in design:    87
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 3.06973e-07 mW
Cell usage statistics:  
Library sky130_fd_sc_hd__tt_025C_1v80 , 87 cells ( 100.000000%) , 3.06973e-07 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2127.86MB/3542.75MB/2127.94MB)

OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+


Doing global timing/power optimization, Phase 1 
|   80.70%|        0|  -0.100|   0.000|   0:00:00.0| 3030.7M|
.
Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **

Finished Timing Update in (cpu = 0:00:02.0) (real = 0:00:02.0) **
OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.266|0.000|
|Reg2Reg                         |18.654|0.000|
|HEPG                            |18.654|0.000|
|All Paths                       | 9.266|0.000|
+--------------------------------+------+-----+

End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2284.71M, totSessionCpu=0:01:35).
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 2093.9M, totSessionCpu=0:01:35 **
Starting local wire reclaim
*** Starting refinePlace (0:01:35 mem=2284.7M) ***
Move report: Detail placement moves 39 insts, mean move: 10.90 um, max move: 24.06 um 
	Max move on inst (U85): (45.54, 47.60) --> (43.24, 69.36)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2286.2MB
Summary Report:
Instances move: 39 (out of 84 movable)
Instances flipped: 8
Mean displacement: 10.90 um
Max displacement: 24.06 um (Instance: U85) (45.54, 47.6) -> (43.24, 69.36)
	Length: 3 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__nand2_1
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2286.2MB
*** Finished refinePlace (0:01:35 mem=2286.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 87 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 248
[NR-eGR]   met1  (2H) length: 7.990200e+02um, number of vias: 320
[NR-eGR]   met2  (3V) length: 9.021350e+02um, number of vias: 40
[NR-eGR]   met3  (4H) length: 1.451300e+02um, number of vias: 11
[NR-eGR]   met4  (5V) length: 4.196000e+01um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.888245e+03um, number of vias: 619
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.19 sec, Curr Mem: 2190.52 MB )
Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2190.516M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2237.7)
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2882.07 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2882.07 CPU=0:00:00.4 REAL=0:00:00.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

OptDebug: End of preprocessForPowerRecovery:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] : totSession cpu/real = 0:01:36.7/0:01:43.1 (0.9), mem = 2285.6M
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%| 0:00:00.0|  2701.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2701.5M) ***

(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** DrvOpt #2 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:39.4/0:01:45.7 (0.9), mem = 2293.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:39 mem=2293.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 0.240%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.1MB
Summary Report:
Instances move: 0 (out of 84 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2295.1MB
*** Finished refinePlace (0:01:39 mem=2295.1M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin checking placement ... (start mem=2295.1M, init mem=2295.1M)
*info: Placed = 130            (Fixed = 46)
*info: Unplaced = 0           
Placement Density:80.70%(748/927)
Placement Density (including fixed std cells):81.76%(802/981)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2295.1M)
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:00:33, real = 0:00:31, mem = 2130.0M, totSessionCpu=0:01:40 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.281  |  0.000  |   N/A   |  9.281  | 18.944  | 19.203  | 18.693  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noViewPrune -keepTimingUpdate -noDownsize -samesize -postCTS -leakage -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:01:39.8/0:01:46.1 (0.9), mem = 2796.0M
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.70%|        -|   0.000|   0.000|   0:00:00.0| 2796.0M|
|   80.70%|        0|   0.000|   0.000|   0:00:00.0| 3044.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.70
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
(I,S,L,T): analysis_default: NA, NA, 2.87487e-07, 2.87487e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
*** PowerOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:41.9/0:01:48.1 (0.9), mem = 3044.0M
*** Starting refinePlace (0:01:42 mem=3023.0M) ***
Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3023.0MB
Summary Report:
Instances move: 0 (out of 84 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.134e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3023.0MB
*** Finished refinePlace (0:01:42 mem=3023.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3023.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3023.0M) ***
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.281|0.000|
|Reg2Reg                         |18.693|0.000|
|HEPG                            |18.693|0.000|
|All Paths                       | 9.281|0.000|
+--------------------------------+------+-----+

End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2296.04M, totSessionCpu=0:01:42).
**optDesign ... cpu = 0:00:35, real = 0:00:33, mem = 2134.7M, totSessionCpu=0:01:42 **
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'sar_adc_controller' of instances=130 and nets=102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2212.848M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2275.89)
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2938.22 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2938.22 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:43 mem=2906.2M)
[NR-eGR] Num Prerouted Nets = 4  Num Prerouted Wires = 85
[NR-eGR] Read numTotalNets=91  numIgnoredNets=4
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 87 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 87 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.553120e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 2938.28 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir reports
**optDesign ... cpu = 0:00:37, real = 0:00:34, mem = 2169.4M, totSessionCpu=0:01:43 **
Using report_power -leakage to report leakage power.
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT)
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 10%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 20%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 30%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 40%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 50%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 60%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 70%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 80%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 90%

Finished Levelizing
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT)

Starting Activity Propagation
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT)
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 10%
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2169.44MB/3508.96MB/2228.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-19 16:36:02 (2021-Jul-19 23:36:02 GMT)
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 10%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 20%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 30%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 40%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 50%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 60%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 70%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 80%
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT): 90%

Finished Calculating power
2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2758.34MB/4086.97MB/2758.34MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-19 16:36:03 (2021-Jul-19 23:36:03 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sar_adc_controller

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        1.8 

*

*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile reports/sar_adc_controller_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00000031
-----------------------------------------------------------------------------------------
Sequential                     1.659e-07       54.03
Macro                                  0           0
IO                                     0           0
Combinational                  1.225e-07       39.89
Clock (Combinational)          8.028e-09       2.615
Clock (Sequential)             1.061e-08       3.457
-----------------------------------------------------------------------------------------
Total                           3.07e-07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   3.07e-07         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    1.864e-08       6.073
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
Total leakage power = 3.06973e-07 mW
Cell usage statistics:  
Library sky130_fd_sc_hd__tt_025C_1v80 , 87 cells ( 100.000000%) , 3.06973e-07 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2758.34MB/4086.97MB/2758.35MB)


Output file is reports/sar_adc_controller_postCTS.power

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.281  |  0.000  |   N/A   |  9.281  | 18.944  | 19.203  | 18.693  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:35, mem = 2753.8M, totSessionCpu=0:01:44 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          9.281 ns  final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :           20
Multi-Bit FF Count   :            0
Total Bit Count      :           20
Total FF Count       :           20
Bits Per Flop        :        1.000
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          37.84             35                                      opt_design_postcts
Info: Destroy the CCOpt slew target map.
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :           20
Multi-Bit FF Count   :            0
Total Bit Count      :           20
Total FF Count       :           20
Bits Per Flop        :        1.000
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          56.59             51                                      ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
*** Message Summary: 20 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:57.4/0:00:51.4 (1.1), totSession cpu/real = 0:01:45.4/0:01:51.1 (0.9), mem = 2996.0M
#% End ccopt_design (date=07/19 16:36:04, total cpu=0:00:57.4, real=0:00:51.0, peak res=2776.4M, current mem=2687.5M)
# puts "<FF> Plugin -> post_cts_tcl"
<FF> Plugin -> post_cts_tcl
# um::pop_snapshot_stack
# create_snapshot -name cts -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :           20
Multi-Bit FF Count   :            0
Total Bit Count      :           20
Total FF Count       :           20
Bits Per Flop        :        1.000
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          61.94             65                                      cts
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_cts.tcl'.
### End verbose source output for 'scripts/main.tcl'.

  > Info: Sourcing "scripts/reporting.tcl"

### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
# report_ccopt_clock_trees -filename $vars(rpt_dir)/$vars(step).clock_trees.rpt
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
# report_ccopt_skew_groups -filename $vars(rpt_dir)/$vars(step).skew_groups.rpt
Clock tree timing engine global stage delay update for delay_default:both.early...
Clock tree timing engine global stage delay update for delay_default:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for delay_default:both.late...
Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
### End verbose source output for 'scripts/reporting.tcl'.
#% Begin save design ... (date=07/19 16:36:06, mem=2693.2M)
% Begin Save ccopt configuration ... (date=07/19 16:36:06, mem=2695.2M)
% End Save ccopt configuration ... (date=07/19 16:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2696.2M, current mem=2696.2M)
% Begin Save netlist data ... (date=07/19 16:36:06, mem=2696.2M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=07/19 16:36:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2702.5M, current mem=2702.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=07/19 16:36:07, mem=2702.8M)
Saving AAE Data ...
% End Save AAE data ... (date=07/19 16:36:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2702.8M, current mem=2702.8M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 34 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:36:10 2021)
Saving property file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2907.0M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:02.0 mem=2907.0M) ***
TAT_INFO: ::savePGFile REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=2907.0M) ***
TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
#
Saving rc congestion map checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=07/19 16:36:15, mem=2731.3M)
% End Save power constraints data ... (date=07/19 16:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2731.4M, current mem=2731.4M)
Generated self-contained design save.enc.dat
#% End save design ... (date=07/19 16:36:18, total cpu=0:00:02.0, real=0:00:12.0, peak res=2762.2M, current mem=2729.8M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 2927.449M, initial mem = 267.605M) ***
*** Message Summary: 60 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:01:49, real=0:02:08, mem=2927.4M) ---

