Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 17 04:01:32 2025
| Host         : LAPTOP-1P7N3FS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_to_grey_top_timing_summary_routed.rpt -pb bcd_to_grey_top_timing_summary_routed.pb -rpx bcd_to_grey_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_to_grey_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.190        0.000                      0                   20        0.099        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.190        0.000                      0                   20        0.099        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.238ns (72.509%)  route 0.469ns (27.491%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.727 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.727    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.961 r  x1/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.961    x1/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 1.234ns (72.445%)  route 0.469ns (27.555%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.727 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.727    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.957 r  x1/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.957    x1/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 1.185ns (71.629%)  route 0.469ns (28.371%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.727 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.727    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.908 r  x1/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.908    x1/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 1.163ns (71.246%)  route 0.469ns (28.754%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.727 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.727    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.886 r  x1/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.886    x1/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[16]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 1.149ns (70.997%)  route 0.469ns (29.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.872 r  x1/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.872    x1/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[15]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 1.145ns (70.926%)  route 0.469ns (29.074%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.868 r  x1/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.868    x1/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[13]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 1.096ns (70.015%)  route 0.469ns (29.985%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.819 r  x1/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.819    x1/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[14]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.354ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 1.074ns (69.588%)  route 0.469ns (30.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.637 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.638    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.797 r  x1/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.797    x1/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.199    13.977    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[12]/C
                         clock pessimism              0.153    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.056    14.151    x1/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  8.354    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.060ns (69.341%)  route 0.469ns (30.659%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.782 r  x1/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.782    x1/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.220    13.998    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[11]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.056    14.248    x1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 1.056ns (69.261%)  route 0.469ns (30.739%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.322     4.254    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  x1/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.469     5.063    x1/clkdiv_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.396     5.459 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.459    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.548 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.548    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.778 r  x1/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.778    x1/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.220    13.998    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[9]/C
                         clock pessimism              0.230    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.056    14.248    x1/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  8.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.430%)  route 0.116ns (24.570%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  x1/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    x1/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.991%)  route 0.116ns (24.009%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  x1/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    x1/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.176%)  route 0.116ns (22.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  x1/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    x1/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.176%)  route 0.116ns (22.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.031 r  x1/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    x1/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  x1/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.311%)  route 0.116ns (22.689%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.034 r  x1/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.034    x1/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.405ns (77.790%)  route 0.116ns (22.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.045 r  x1/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.045    x1/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.808%)  route 0.116ns (21.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.070 r  x1/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.070    x1/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.808%)  route 0.116ns (21.192%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.940 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.070 r  x1/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.070    x1/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    x1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  x1/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    x1/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.878     2.043    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[10]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    x1/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.605     1.524    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  x1/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.115     1.780    x1/clkdiv_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  x1/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    x1/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.878     2.043    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    x1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     x1/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     x1/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     x1/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x1/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x1/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x1/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    x1/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x1/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    x1/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     x1/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    x1/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.921ns (54.281%)  route 4.144ns (45.719%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           1.567     2.892    x1/LED_OBUF[3]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.097     2.989 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.989    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     3.156 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.577     5.734    A2G_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.331     9.065 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.065    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.489ns (50.591%)  route 4.384ns (49.409%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.384     5.699    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.174     8.873 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.873    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.904ns (56.812%)  route 3.728ns (43.188%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           1.567     2.892    x1/LED_OBUF[3]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.097     2.989 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.989    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     3.156 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.161     5.318    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.315     8.633 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.633    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 4.894ns (58.458%)  route 3.478ns (41.542%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           1.567     2.892    x1/LED_OBUF[3]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.097     2.989 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.989    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     3.156 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.911     5.067    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.305     8.372 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.372    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 4.877ns (58.951%)  route 3.396ns (41.049%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           1.567     2.892    x1/LED_OBUF[3]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.097     2.989 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.989    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     3.156 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.829     4.985    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.288     8.273 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.273    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 3.993ns (50.580%)  route 3.901ns (49.420%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           3.901     4.717    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.177     7.894 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.894    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.760ns  (logic 4.001ns (51.559%)  route 3.759ns (48.441%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           3.759     4.590    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.170     7.760 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.760    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 4.508ns (66.371%)  route 2.284ns (33.629%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           2.284     3.617    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     6.792 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.792    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.520ns (68.799%)  route 2.050ns (31.201%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.345     1.345 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.050     3.395    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     6.569 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.569    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.534ns (69.020%)  route 2.035ns (30.980%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.356     1.356 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.035     3.391    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     6.569 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.569    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.517ns (80.942%)  route 0.357ns (19.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.357     0.619    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.875 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.875    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.548ns (81.067%)  route 0.362ns (18.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.362     0.639    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.910 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.910    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.561ns (81.457%)  route 0.355ns (18.543%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.355     0.647    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.916 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.916    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.513ns (76.249%)  route 0.471ns (23.751%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.471     0.731    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.984 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.984    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.546ns (77.805%)  route 0.441ns (22.195%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.441     0.732    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.986 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.986    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.467ns (73.460%)  route 0.530ns (26.540%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.530     0.775    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.997 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.997    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.496ns (74.531%)  route 0.511ns (25.469%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           0.511     0.756    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.008 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.008    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.503ns (73.955%)  route 0.529ns (26.045%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.529     0.779    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.032 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.032    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.502ns (72.233%)  route 0.577ns (27.767%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.577     0.847    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.079 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.079    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.484ns (67.894%)  route 0.702ns (32.106%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.702     0.949    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.185 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.185    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 3.578ns (48.163%)  route 3.851ns (51.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.797     5.369    x1/sel0[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.097     5.466 r  x1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.054     8.520    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.140    11.660 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.660    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 3.936ns (55.272%)  route 3.185ns (44.728%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.608     5.180    x1/sel0[0]
    SLICE_X0Y94          LUT6 (Prop_lut6_I3_O)        0.097     5.277 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.277    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     5.444 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.577     8.021    A2G_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.331    11.353 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.353    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.760ns (54.530%)  route 3.135ns (45.469%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.797     5.369    x1/sel0[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.101     5.470 r  x1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.338     7.808    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.318    11.126 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.126    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.737ns  (logic 3.635ns (53.954%)  route 3.102ns (46.046%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.621     5.193    x1/sel0[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.097     5.290 r  x1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.481     7.771    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197    10.968 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.968    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 3.920ns (58.602%)  route 2.769ns (41.398%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.608     5.180    x1/sel0[0]
    SLICE_X0Y94          LUT6 (Prop_lut6_I3_O)        0.097     5.277 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.277    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     5.444 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.161     7.605    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.315    10.920 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.920    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 3.910ns (60.819%)  route 2.519ns (39.181%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.608     5.180    x1/sel0[0]
    SLICE_X0Y94          LUT6 (Prop_lut6_I3_O)        0.097     5.277 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.277    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     5.444 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.911     7.355    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.305    10.659 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.659    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 3.757ns (58.770%)  route 2.636ns (41.230%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.789     5.361    x1/sel0[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.099     5.460 r  x1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.847     7.307    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.317    10.624 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.624    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 3.893ns (61.499%)  route 2.437ns (38.501%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.608     5.180    x1/sel0[0]
    SLICE_X0Y94          LUT6 (Prop_lut6_I3_O)        0.097     5.277 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.277    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I1_O)      0.167     5.444 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.829     7.273    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.288    10.561 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.561    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.610ns (61.257%)  route 2.283ns (38.743%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.789     5.361    x1/sel0[0]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.097     5.458 r  x1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.494     6.952    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.172    10.125 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.125    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 3.762ns (65.136%)  route 2.014ns (34.864%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.300     4.231    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     4.572 f  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.621     5.193    x1/sel0[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.097     5.290 r  x1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.393     6.683    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.324    10.007 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.007    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.422ns (74.879%)  route 0.477ns (25.121%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.171     1.831    x1/sel0[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  x1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.306     2.182    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.418 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.418    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.487ns (73.062%)  route 0.548ns (26.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.171     1.831    x1/sel0[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.048     1.879 r  x1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.256    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.554 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.554    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.510ns (71.325%)  route 0.607ns (28.675%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.177     1.837    x1/sel0[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.049     1.886 r  x1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.315    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.635 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.635    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.437ns (65.205%)  route 0.767ns (34.795%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.278     1.938    x1/sel0[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.983 r  x1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.471    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.722 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.722    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.509ns (61.149%)  route 0.959ns (38.851%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.278     1.938    x1/sel0[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.051     1.989 r  x1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.669    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     3.987 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.987    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.545ns (62.509%)  route 0.927ns (37.491%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.245     1.904    x1/sel0[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.949    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     2.011 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.682     2.693    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         1.297     3.991 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.991    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.562ns (61.851%)  route 0.963ns (38.149%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.245     1.904    x1/sel0[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.949    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     2.011 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.719     2.730    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         1.314     4.044 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.044    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.461ns (54.836%)  route 1.203ns (45.164%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.177     1.837    x1/sel0[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  x1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.908    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.182 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.182    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.572ns (58.640%)  route 1.109ns (41.360%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.245     1.904    x1/sel0[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.949    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y94          MUXF7 (Prop_muxf7_I0_O)      0.062     2.011 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.864     2.875    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.324     4.200 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.200    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.505ns (54.558%)  route 1.254ns (45.442%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    x1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.324     1.983    x1/sel0[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.048     2.031 r  x1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.930     2.961    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.277 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.277    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





