5 14 101 4 *
8 /home/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (unsigned1.vcd) 2 -o (unsigned1.cdd) 2 -v (unsigned1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 unsigned1.v 8 34 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1070011 1 0 3 0 4 49 0 f 0 0 0 0
1 b 2 10 1070014 1 0 3 0 4 49 0 f 0 0 0 0
1 x 3 11 1070011 1 0 0 0 1 17 0 1 0 1 0 0
1 y 4 11 1070014 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 13
3 1 main.$u0 "main.$u0" 0 unsigned1.v 0 23 1
2 2 14 50008 1 0 61008 0 0 4 16 3 0
2 3 14 10001 0 1 1410 0 0 4 33 a
2 4 14 10008 1 37 1a 2 3
2 5 15 50008 1 0 61008 0 0 4 16 4 0
2 6 15 10001 0 1 1410 0 0 4 33 b
2 7 15 10008 1 37 1a 5 6
2 8 16 50008 1 0 21004 0 0 1 16 0 0
2 9 16 10001 0 1 1410 0 0 1 1 x
2 10 16 10008 1 37 16 8 9
2 11 17 50008 1 0 21004 0 0 1 16 0 0
2 12 17 10001 0 1 1410 0 0 1 1 y
2 13 17 10008 1 37 16 11 12
2 14 18 20002 1 0 1008 0 0 32 48 5 0
2 15 18 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 19 f000f 1 0 1004 0 0 32 48 0 0
2 17 19 a000a 1 1 1008 0 0 4 33 b
2 18 19 60006 1 1 1008 0 0 4 33 a
2 19 19 6000a 1 7 1208 17 18 4 50 0 f 8 4 3 0
2 20 19 5000f 1 d 1108 16 19 1 50 0 1 0 1 0 0
2 21 19 10011 1 39 a 20 0
2 22 21 1a001a 1 0 1004 0 0 32 48 0 0
2 23 21 140014 1 1 1008 0 0 4 33 b
2 24 21 100010 1 1 1008 0 0 4 33 a
2 25 21 100014 1 7 1208 23 24 4 50 0 f 8 4 3 0
2 26 21 50016 1 79 1000 0 25 4 18 0 f 8 4 3 0
2 27 21 5001a 1 d 1004 22 26 1 18 0 1 1 0 0 0
2 28 21 1001c 1 39 6 27 0
2 29 22 e0011 0 0 21010 0 0 1 16 1 0
2 30 22 a000a 0 1 1410 0 0 1 1 y
2 31 22 a0011 0 37 32 29 30
2 32 20 e0011 1 0 21008 0 0 1 16 1 0
2 33 20 a000a 0 1 1410 0 0 1 1 x
2 34 20 a0011 1 37 1a 32 33
4 31 0 0 0 22
4 28 0 31 0 21
4 34 6 28 28 20
4 21 0 34 28 19
4 15 0 21 0 18
4 13 0 15 15 17
4 10 0 13 13 16
4 7 0 10 10 15
4 4 11 7 7 14
3 1 main.$u1 "main.$u1" 0 unsigned1.v 0 32 1
