#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 27 07:52:40 2020
# Process ID: 17324
# Current directory: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5068 C:\Users\lucas\OneDrive - Auburn University\FPGA\lab1_4_2\lab1_4_2.xpr
# Log file: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/vivado.log
# Journal file: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lucas/Documents/fpga/lab1_4_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 785.027 ; gain = 98.469
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: bcdto7segment_dataflow
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.070 ; gain = 233.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.srcs/sources_1/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (1#1) [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.srcs/sources_1/new/bcdto7segment_dataflow.v:23]
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.398 ; gain = 305.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.398 ; gain = 305.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.398 ; gain = 305.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1516.504 ; gain = 434.672
7 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1516.504 ; gain = 705.668
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
launch_runs synth_1 -jobs 4
[Mon Jan 27 08:37:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 27 08:38:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 27 08:39:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 27 08:42:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 27 08:44:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.566 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2332.316 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2332.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2402.234 ; gain = 330.672
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2487.441 ; gain = 59.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.srcs/sources_1/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (1#1) [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.srcs/sources_1/new/bcdto7segment_dataflow.v:23]
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design bcdto7segment_dataflow has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2523.797 ; gain = 96.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2547.637 ; gain = 120.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2547.637 ; gain = 120.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc]
Finished Parsing XDC File [C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2629.605 ; gain = 202.016
current_design impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/constraints.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 27 13:55:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 27 13:56:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/lab1_4_2.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 14:03:17 2020...
