#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01199FD8 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v011DA2F8_0 .net "Mem_address", 31 0, v011D6FA8_0; 1 drivers
v011DA458_0 .net "PCplus4Out", 31 0, v011DA820_0; 1 drivers
v011DA508_0 .net "Read_Data", 31 0, v011D66B8_0; 1 drivers
v011DAAE0_0 .net "Write_data", 31 0, v011D6978_0; 1 drivers
v011DAA30_0 .net "alu_op", 1 0, v011D9E80_0; 1 drivers
v011DAB90_0 .net "alu_op_out_id_ex", 1 0, v011D8AD0_0; 1 drivers
v011DAA88_0 .net "alu_res_out_wb", 31 0, v0119B130_0; 1 drivers
v011DAB38_0 .net "alu_src", 0 0, v011DA718_0; 1 drivers
v011DACF0_0 .net "alu_src_out_id_ex", 0 0, v011D8C88_0; 1 drivers
v011DA9D8_0 .net "branch", 0 0, v011DA350_0; 1 drivers
v011DAD48_0 .net "branch_address", 31 0, v011D71B8_0; 1 drivers
v011DABE8_0 .net "branch_out_id_ex", 0 0, v011D8CE0_0; 1 drivers
v011DAC40_0 .var "clk", 0 0;
v011DAC98_0 .net "currpc_out", 31 0, v011DA198_0; 1 drivers
v011DA980_0 .net "imm_field_wo_sgn_ext", 15 0, v011D90E0_0; 1 drivers
v011DADA0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_011DD2F8; 1 drivers
v011DADF8_0 .net "inp_instn", 31 0, v011DA3A8_0; 1 drivers
v011D9A80_0 .net "inst_imm_field", 15 0, L_011DC3A0; 1 drivers
v011DBF80_0 .net "inst_read_reg_addr1", 4 0, L_011DC558; 1 drivers
v011DC088_0 .net "inst_read_reg_addr2", 4 0, L_011DC348; 1 drivers
v011DBFD8_0 .net "mem_read", 0 0, v011DA090_0; 1 drivers
v011DB950_0 .net "mem_read_out_ex_dm", 0 0, v011D67C0_0; 1 drivers
v011DBD70_0 .net "mem_read_out_id_ex", 0 0, v011D7E70_0; 1 drivers
v011DB9A8_0 .net "mem_to_reg", 0 0, v011D9FE0_0; 1 drivers
v011DB690_0 .net "mem_to_reg_out_dm_wb", 0 0, v0119B080_0; 1 drivers
v011DBBB8_0 .net "mem_to_reg_out_ex_dm", 0 0, v011D6C38_0; 1 drivers
v011DC138_0 .net "mem_to_reg_out_id_ex", 0 0, v011D8238_0; 1 drivers
v011DC0E0_0 .net "mem_write", 0 0, v011D9F88_0; 1 drivers
v011DBE78_0 .net "mem_write_out_ex_dm", 0 0, v011D6870_0; 1 drivers
v011DBAB0_0 .net "mem_write_out_id_ex", 0 0, v011D8130_0; 1 drivers
v011DB740_0 .net "nextpc", 31 0, v011DA2A0_0; 1 drivers
v011DB6E8_0 .net "nextpc_out", 31 0, v011D8398_0; 1 drivers
v011DB798_0 .net "opcode", 5 0, L_011DC500; 1 drivers
v011DBF28_0 .net "out_instn", 31 0, v011DA7C8_0; 1 drivers
v011DBDC8_0 .net "pc_to_branch", 31 0, v011DA8D0_0; 1 drivers
v011DB7F0_0 .net "pcout", 31 0, v011D7370_0; 1 drivers
v011DBB08_0 .net "rd", 4 0, L_011DC240; 1 drivers
v011DBB60_0 .net "rd_out_dm_wb", 4 0, v0119B0D8_0; 1 drivers
v011DB848_0 .net "rd_out_ex_dm", 4 0, v011D68C8_0; 1 drivers
v011DBC10_0 .net "rd_out_id", 4 0, v011D9DF0_0; 1 drivers
v011DBE20_0 .net "rd_out_id_ex", 4 0, v011D85A8_0; 1 drivers
v011DBD18_0 .net "rd_out_wb", 4 0, v0119ADC0_0; 1 drivers
v011DBC68_0 .net "read_data_out_wb", 31 0, v011D6CE8_0; 1 drivers
v011DBCC0_0 .net "reg_dst", 0 0, v011DA560_0; 1 drivers
v011DB8A0_0 .net "reg_file_out_data1", 31 0, v011D7EC8_0; 1 drivers
v011DBED0_0 .net "reg_file_out_data2", 31 0, v011D8600_0; 1 drivers
v011DB8F8_0 .net "reg_file_rd_data1", 31 0, v011D9920_0; 1 drivers
v011DBA00_0 .net "reg_file_rd_data2", 31 0, v011D8E78_0; 1 drivers
v011DBA58_0 .net "reg_wr_data", 31 0, v0119AEC8_0; 1 drivers
v011DC030_0 .net "reg_write", 0 0, v011D9F30_0; 1 drivers
v011DC608_0 .net "reg_write_out_dm_wb", 0 0, v011D6EA0_0; 1 drivers
v011DC3F8_0 .net "reg_write_out_ex_dm", 0 0, v011D6A80_0; 1 drivers
v011DC298_0 .net "reg_write_out_id_ex", 0 0, v011D7FD0_0; 1 drivers
v011DC2F0_0 .net "reg_write_out_wb", 0 0, v0119AA50_0; 1 drivers
v011DC450_0 .var "reset", 0 0;
v011DC5B0_0 .net "resultOut", 31 0, v011D7580_0; 1 drivers
v011DC4A8_0 .net "sgn_ext_imm", 31 0, L_011DD248; 1 drivers
v011DC190_0 .net "sgn_ext_imm_out", 31 0, v011D81E0_0; 1 drivers
v011DC1E8_0 .net "zero", 0 0, v011D8C30_0; 1 drivers
E_0119D248 .event edge, v0119AB58_0;
L_011DC500 .part v011DA3A8_0, 26, 6;
L_011DC558 .part v011DA3A8_0, 21, 5;
L_011DC348 .part v011DA3A8_0, 16, 5;
L_011DC240 .part v011DA3A8_0, 11, 5;
L_011DC3A0 .part v011DA3A8_0, 0, 16;
S_01198900 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_01199FD8;
 .timescale -9 -12;
v011DA400 .array "Imemory", 1023 0, 31 0;
v011DA248_0 .net "clk", 0 0, v011DAC40_0; 1 drivers
v011DA3A8_0 .var "inp_instn", 31 0;
v011DA2A0_0 .var "nextpc", 31 0;
v011DA038_0 .alias "pc", 31 0, v011DB740_0;
v011DA8D0_0 .var "pc_to_branch", 31 0;
v011D9ED8_0 .net "reset", 0 0, v011DC450_0; 1 drivers
E_0119E6E8 .event edge, v011D8080_0;
S_01198E50 .scope module, "IF" "IF_ID_reg" 2 48, 4 1, S_01199FD8;
 .timescale -9 -12;
v011DA820_0 .var "PCplus4Out", 31 0;
v011DA6C0_0 .alias "clk", 0 0, v011DA248_0;
v011DA610_0 .alias "currpc", 31 0, v011DBDC8_0;
v011DA198_0 .var "currpc_out", 31 0;
v011DA668_0 .var "flag_if_id", 0 0;
v011DA770_0 .alias "inp_instn", 31 0, v011DADF8_0;
v011DA4B0_0 .alias "nextpc", 31 0, v011DB740_0;
v011DA7C8_0 .var "out_instn", 31 0;
v011DA1F0_0 .alias "reset", 0 0, v011D9ED8_0;
S_01198190 .scope module, "cu" "ControlUnit" 2 65, 5 1, S_01199FD8;
 .timescale -9 -12;
P_011A0A4C .param/l "ADDI" 5 12, C4<000100>;
P_011A0A60 .param/l "BEQ" 5 11, C4<000011>;
P_011A0A74 .param/l "LW" 5 9, C4<000001>;
P_011A0A88 .param/l "RType" 5 8, C4<000000>;
P_011A0A9C .param/l "SW" 5 10, C4<000010>;
v011D9E80_0 .var "alu_op", 1 0;
v011DA718_0 .var "alu_src", 0 0;
v011DA350_0 .var "branch", 0 0;
v011DA090_0 .var "mem_read", 0 0;
v011D9FE0_0 .var "mem_to_reg", 0 0;
v011D9F88_0 .var "mem_write", 0 0;
v011DA928_0 .alias "opcode", 5 0, v011DB798_0;
v011DA560_0 .var "reg_dst", 0 0;
v011D9F30_0 .var "reg_write", 0 0;
v011DA140_0 .alias "reset", 0 0, v011D9ED8_0;
E_0119E9C8 .event edge, v011DA928_0;
S_011985D0 .scope module, "tb" "instruction_decoder" 2 88, 6 8, S_01199FD8;
 .timescale -9 -12;
v011D8FD8_0 .net *"_s2", 29 0, L_011DD2A0; 1 drivers
v011D9030_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v011D9240_0 .alias "clk", 0 0, v011DA248_0;
v011D9088_0 .var "flag_reg_wr_addr", 4 0;
v011D9500_0 .var "flag_reg_wr_addr_wb", 4 0;
v011D90E0_0 .var "imm_field_wo_sgn_ext", 15 0;
v011D92F0_0 .alias "imm_sgn_ext_lft_shft", 31 0, v011DADA0_0;
v011D9A28_0 .alias "inst_imm_field", 15 0, v011D9A80_0;
v011D9978_0 .alias "inst_read_reg_addr1", 4 0, v011DBF80_0;
v011D9C38_0 .alias "inst_read_reg_addr2", 4 0, v011DC088_0;
v011D9C90_0 .alias "rd", 4 0, v011DBB08_0;
v011D9DF0_0 .var "rd_out_id", 4 0;
v011D9B88_0 .alias "reg_dst", 0 0, v011DBCC0_0;
v011D99D0_0 .alias "reg_file_rd_data1", 31 0, v011DB8F8_0;
v011D9D40_0 .alias "reg_file_rd_data2", 31 0, v011DBA00_0;
v011D9CE8_0 .net "reg_wr_addr", 4 0, L_011DD400; 1 drivers
v011D9AD8_0 .alias "reg_wr_addr_wb", 4 0, v011DBD18_0;
v011D9B30_0 .alias "reg_wr_data", 31 0, v011DBA58_0;
v011D9D98_0 .alias "reg_write", 0 0, v011DC2F0_0;
v011D9BE0_0 .alias "reg_write_cu", 0 0, v011DC030_0;
v011DA0E8 .array "registers_flag", 31 0, 0 0;
v011DA878_0 .alias "reset", 0 0, v011D9ED8_0;
v011DA5B8_0 .alias "sgn_ext_imm", 31 0, v011DC4A8_0;
E_0119E928/0 .event edge, v011D93A0_0;
E_0119E928/1 .event negedge, v0119AB58_0;
E_0119E928 .event/or E_0119E928/0, E_0119E928/1;
E_0119E988 .event edge, v011D8D38_0;
L_011DD2A0 .part L_011DD248, 0, 30;
L_011DD2F8 .concat [ 2 30 0 0], C4<00>, L_011DD2A0;
S_01199180 .scope module, "reg_wr_mux" "Mux2_1_5" 6 81, 7 1, S_011985D0;
 .timescale -9 -12;
L_011DAFD8 .functor XNOR 1, v011DA560_0, C4<0>, C4<0>, C4<0>;
L_011DB588 .functor XNOR 1, v011DA560_0, C4<1>, C4<0>, C4<0>;
v011D94A8_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v011D8F80_0 .net *"_s10", 4 0, L_011DD610; 1 drivers
v011D9660_0 .net *"_s2", 0 0, L_011DAFD8; 1 drivers
v011D9558_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v011D9710_0 .net *"_s6", 0 0, L_011DB588; 1 drivers
v011D96B8_0 .net *"_s8", 4 0, C4<xxxxx>; 1 drivers
v011D9768_0 .alias "cs", 0 0, v011DBCC0_0;
v011D97C0_0 .alias "inp1", 4 0, v011DC088_0;
v011D9818_0 .alias "inp2", 4 0, v011DBB08_0;
v011D93A0_0 .alias "out", 4 0, v011D9CE8_0;
L_011DD610 .functor MUXZ 5, C4<xxxxx>, L_011DC240, L_011DB588, C4<>;
L_011DD400 .functor MUXZ 5, L_011DD610, L_011DC348, L_011DAFD8, C4<>;
S_011987F0 .scope module, "registerFile" "RegisterFile" 6 85, 8 1, S_011985D0;
 .timescale -9 -12;
v011D98C8_0 .alias "clk", 0 0, v011DA248_0;
v011D93F8_0 .alias "inst_read_reg_addr1", 4 0, v011DBF80_0;
v011D9870_0 .alias "inst_read_reg_addr2", 4 0, v011DC088_0;
v011D9920_0 .var "reg_file_rd_data1", 31 0;
v011D8E78_0 .var "reg_file_rd_data2", 31 0;
v011D8ED0_0 .alias "reg_wr", 0 0, v011DC2F0_0;
v011D9608_0 .alias "reg_wr_addr", 4 0, v011DBD18_0;
v011D9298_0 .alias "reg_wr_data", 31 0, v011DBA58_0;
v011D9450 .array "registers", 31 0, 31 0;
v011D8F28 .array "registers_flag", 31 0, 0 0;
v011D9190_0 .alias "reset", 0 0, v011D9ED8_0;
E_0119E8A8/0 .event edge, v011D9870_0, v011D93F8_0;
E_0119E8A8/1 .event posedge, v0119AB58_0;
E_0119E8A8 .event/or E_0119E8A8/0, E_0119E8A8/1;
E_0119EA08 .event edge, v0119B188_0;
S_01198BA8 .scope module, "signExtend" "SignExtend" 6 88, 9 1, S_011985D0;
 .timescale -9 -12;
v011D8448_0 .net *"_s1", 0 0, L_011DD1F0; 1 drivers
v011D8290_0 .net *"_s10", 15 0, C4<1111111111111111>; 1 drivers
v011D7F20_0 .net *"_s12", 31 0, L_011DD198; 1 drivers
v011D88C0_0 .net *"_s15", 0 0, L_011DD5B8; 1 drivers
v011D84A0_0 .net *"_s16", 1 0, L_011DD3A8; 1 drivers
v011D84F8_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v011D8658_0 .net *"_s2", 2 0, L_011DD4B0; 1 drivers
v011D8028_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v011D80D8_0 .net *"_s22", 0 0, L_011DD458; 1 drivers
v011D86B0_0 .net *"_s24", 15 0, C4<0000000000000000>; 1 drivers
v011D8760_0 .net *"_s26", 31 0, L_011DD350; 1 drivers
v011D87B8_0 .net *"_s28", 31 0, C4<0000000000000000xxxxxxxxxxxxxxxx>; 1 drivers
v011D8810_0 .net *"_s30", 31 0, L_011DD560; 1 drivers
v011D8918_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v011D95B0_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v011D9138_0 .net *"_s8", 0 0, L_011DD508; 1 drivers
v011D91E8_0 .alias "inp", 15 0, v011D9A80_0;
v011D9348_0 .alias "out", 31 0, v011DC4A8_0;
L_011DD1F0 .part L_011DC3A0, 15, 1;
L_011DD4B0 .concat [ 1 2 0 0], L_011DD1F0, C4<00>;
L_011DD508 .cmp/eq 3, L_011DD4B0, C4<001>;
L_011DD198 .concat [ 16 16 0 0], L_011DC3A0, C4<1111111111111111>;
L_011DD5B8 .part L_011DC3A0, 15, 1;
L_011DD3A8 .concat [ 1 1 0 0], L_011DD5B8, C4<0>;
L_011DD458 .cmp/eq 2, L_011DD3A8, C4<00>;
L_011DD350 .concat [ 16 16 0 0], L_011DC3A0, C4<0000000000000000>;
L_011DD560 .functor MUXZ 32, C4<0000000000000000xxxxxxxxxxxxxxxx>, L_011DD350, L_011DD458, C4<>;
L_011DD248 .functor MUXZ 32, L_011DD560, L_011DD198, L_011DD508, C4<>;
S_01198B20 .scope module, "ID_EX" "ID_EX_reg" 2 109, 10 1, S_01199FD8;
 .timescale -9 -12;
v011D8A20_0 .alias "alu_op", 1 0, v011DAA30_0;
v011D8AD0_0 .var "alu_op_out_id_ex", 1 0;
v011D8BD8_0 .alias "alu_src", 0 0, v011DAB38_0;
v011D8C88_0 .var "alu_src_out_id_ex", 0 0;
v011D8B28_0 .alias "branch", 0 0, v011DA9D8_0;
v011D8CE0_0 .var "branch_out_id_ex", 0 0;
v011D8D90_0 .alias "clk", 0 0, v011DA248_0;
v011D8970_0 .var "flag_id_ex", 0 0;
v011D8D38_0 .alias "inst_imm_field", 15 0, v011D9A80_0;
v011D8DE8_0 .alias "mem_read", 0 0, v011DBFD8_0;
v011D7E70_0 .var "mem_read_out_id_ex", 0 0;
v011D82E8_0 .alias "mem_to_reg", 0 0, v011DB9A8_0;
v011D8238_0 .var "mem_to_reg_out_id_ex", 0 0;
v011D83F0_0 .alias "mem_write", 0 0, v011DC0E0_0;
v011D8130_0 .var "mem_write_out_id_ex", 0 0;
v011D8080_0 .alias "nextpc", 31 0, v011DB740_0;
v011D8398_0 .var "nextpc_out", 31 0;
v011D8550_0 .alias "rd_in_id_ex", 4 0, v011DBC10_0;
v011D85A8_0 .var "rd_out_id_ex", 4 0;
v011D7EC8_0 .var "reg_file_out_data1", 31 0;
v011D8600_0 .var "reg_file_out_data2", 31 0;
v011D8868_0 .alias "reg_file_rd_data1", 31 0, v011DB8F8_0;
v011D8188_0 .alias "reg_file_rd_data2", 31 0, v011DBA00_0;
v011D8708_0 .alias "reg_write", 0 0, v011DC030_0;
v011D7FD0_0 .var "reg_write_out_id_ex", 0 0;
v011D8340_0 .alias "reset", 0 0, v011D9ED8_0;
v011D7F78_0 .alias "sgn_ext_imm", 31 0, v011DC4A8_0;
v011D81E0_0 .var "sgn_ext_imm_out", 31 0;
S_01198218 .scope module, "Ex" "EX" 2 144, 11 1, S_01199FD8;
 .timescale -9 -12;
P_0118AC5C .param/l "ADD" 11 45, C4<000000>;
P_0118AC70 .param/l "ADDI" 11 42, C4<00>;
P_0118AC84 .param/l "BEQ" 11 43, C4<01>;
P_0118AC98 .param/l "LW" 11 40, C4<00>;
P_0118ACAC .param/l "MUL" 11 47, C4<000010>;
P_0118ACC0 .param/l "RType" 11 44, C4<10>;
P_0118ACD4 .param/l "SUB" 11 46, C4<000001>;
P_0118ACE8 .param/l "SW" 11 41, C4<00>;
L_011DD7B8 .functor BUFZ 32, v011D7EC8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011D6B30_0 .var "ALUControl", 3 0;
v011D6C90_0 .alias "ALUOp", 1 0, v011DAB90_0;
v011D72C0_0 .alias "ALUSrc", 0 0, v011DACF0_0;
v011D71B8_0 .var "address", 31 0;
v011D7160_0 .alias "branch", 0 0, v011DABE8_0;
v011D73C8_0 .alias "clk", 0 0, v011DA248_0;
v011D7420_0 .net "data1", 31 0, L_011DD7B8; 1 drivers
v011D7478_0 .var "data2", 31 0;
v011D7210_0 .net "funct", 5 0, L_011DD038; 1 drivers
v011D7318_0 .var "offset", 31 0;
v011D74D0_0 .alias "pc", 31 0, v011DB6E8_0;
v011D7370_0 .var "pcout", 31 0;
v011D7268_0 .alias "reset", 0 0, v011D9ED8_0;
v011D7528_0 .var "result", 31 0;
v011D7580_0 .var "resultOut", 31 0;
v011D75D8_0 .alias "rs", 31 0, v011DB8A0_0;
v011D89C8_0 .alias "rt", 31 0, v011DBED0_0;
v011D8A78_0 .alias "sign_ext", 31 0, v011DC190_0;
v011D8C30_0 .var "zero", 0 0;
E_0119E568 .event edge, v011D8C30_0, v011D7160_0;
E_0119E4C8 .event edge, v011D7478_0, v011D7420_0, v011D6B30_0;
E_0119E448/0 .event edge, v011D74D0_0, v011D6C90_0, v011D8A78_0, v011D7318_0;
E_0119E448/1 .event edge, v011D7210_0;
E_0119E448 .event/or E_0119E448/0, E_0119E448/1;
E_0119E5C8 .event edge, v011D8A78_0, v011D6F50_0, v011D72C0_0;
L_011DD038 .part v011D81E0_0, 0, 6;
S_01198A98 .scope module, "EX_DM" "EX_DM_register" 2 161, 12 1, S_01199FD8;
 .timescale -9 -12;
v011D7108_0 .alias "ALU_result", 31 0, v011DC5B0_0;
v011D6FA8_0 .var "Mem_address", 31 0;
v011D6F50_0 .alias "Write_data_in", 31 0, v011DBED0_0;
v011D6978_0 .var "Write_data_out", 31 0;
v011D6710_0 .alias "clk", 0 0, v011DA248_0;
v011D6EF8_0 .var "flag_ex_dm", 0 0;
v011D6D98_0 .alias "mem_read_in", 0 0, v011DBD70_0;
v011D67C0_0 .var "mem_read_out_ex_dm", 0 0;
v011D6DF0_0 .alias "mem_to_reg_in", 0 0, v011DC138_0;
v011D6C38_0 .var "mem_to_reg_out_ex_dm", 0 0;
v011D6818_0 .alias "mem_write_in", 0 0, v011DBAB0_0;
v011D6870_0 .var "mem_write_out_ex_dm", 0 0;
v011D69D0_0 .alias "rd_in_ex_dm", 4 0, v011DBE20_0;
v011D68C8_0 .var "rd_out_ex_dm", 4 0;
v011D6A28_0 .alias "reg_write_in", 0 0, v011DC298_0;
v011D6A80_0 .var "reg_write_out_ex_dm", 0 0;
v011D6AD8_0 .alias "reset", 0 0, v011D9ED8_0;
S_011997E0 .scope module, "DM" "DataMemory" 2 180, 13 1, S_01199FD8;
 .timescale -9 -12;
v011D6660_0 .alias "Mem_address", 31 0, v011DA2F8_0;
v011D6B88_0 .alias "Mem_read", 0 0, v011DB950_0;
v011D6D40_0 .alias "Mem_write", 0 0, v011DBE78_0;
v011D66B8_0 .var "Read_Data", 31 0;
v011D7000_0 .alias "Write_data", 31 0, v011DAAE0_0;
v011D7058_0 .alias "clk", 0 0, v011DA248_0;
v011D70B0 .array "memory", 9 0, 31 0;
v011D6920_0 .alias "reset", 0 0, v011D9ED8_0;
E_0119DBA8 .event negedge, v0119AB58_0;
E_0119E0C8 .event edge, v011D6B88_0;
E_0119E548 .event posedge, v0119B188_0;
S_011993A0 .scope module, "DM_WB" "MEM_WB_reg" 2 190, 14 1, S_01199FD8;
 .timescale -9 -12;
v0119B130_0 .var "alu_res_out", 31 0;
v0119AF20_0 .alias "alu_result", 31 0, v011DA2F8_0;
v0119AC60_0 .alias "clk", 0 0, v011DA248_0;
v0119AFD0_0 .var "flag_dm_wb", 0 0;
v0119B028_0 .alias "mem_to_reg", 0 0, v011DBBB8_0;
v0119B080_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0119AAA8_0 .alias "rd_in_dm_wb", 4 0, v011DB848_0;
v0119B0D8_0 .var "rd_out_dm_wb", 4 0;
v011D6E48_0 .alias "read_data", 31 0, v011DA508_0;
v011D6CE8_0 .var "read_data_out", 31 0;
v011D6768_0 .alias "reg_write", 0 0, v011DC3F8_0;
v011D6EA0_0 .var "reg_write_out_dm_wb", 0 0;
v011D6BE0_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0119D308 .event posedge, v011D6BE0_0;
S_01199CA8 .scope module, "WB" "WriteBack" 2 204, 15 2, S_01199FD8;
 .timescale -9 -12;
v0119AC08_0 .alias "alu_data_out", 31 0, v011DAA88_0;
v0119AB58_0 .alias "clk", 0 0, v011DA248_0;
v0119AF78_0 .alias "dm_data_out", 31 0, v011DBC68_0;
v0119ACB8_0 .alias "mem_to_reg", 0 0, v011DB690_0;
v0119AE70_0 .alias "rd_in_wb", 4 0, v011DBB60_0;
v0119ADC0_0 .var "rd_out_wb", 4 0;
v0119AD10_0 .alias "reg_write", 0 0, v011DC608_0;
v0119AA50_0 .var "reg_write_out_wb", 0 0;
v0119B188_0 .alias "reset", 0 0, v011D9ED8_0;
v0119AEC8_0 .var "wb_data", 31 0;
E_0119CF48 .event posedge, v0119AB58_0;
    .scope S_01198900;
T_0 ;
    %vpi_call 3 14 "$readmemb", "Icode.txt", v011DA400;
    %end;
    .thread T_0;
    .scope S_01198900;
T_1 ;
    %wait E_0119E548;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v011DA400, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA3A8_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA2A0_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA8D0_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 23 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v011DA3A8_0, v011DA2A0_0, v011DA8D0_0;
    %jmp T_1;
    .thread T_1;
    .scope S_01198900;
T_2 ;
    %wait E_0119E6E8;
    %delay 20000, 0;
    %vpi_call 3 29 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v011DA3A8_0, v011DA2A0_0, v011DA8D0_0;
    %load/v 40, v011DA038_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v011DA400, 32;
    %set/v v011DA3A8_0, 8, 32;
    %load/v 8, v011DA038_0, 32;
    %set/v v011DA8D0_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v011DA038_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA2A0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01198900;
T_3 ;
    %wait E_0119E6E8;
    %load/v 8, v011DA2A0_0, 32;
    %cmpi/u 8, 36, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 38 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01198E50;
T_4 ;
    %wait E_0119E548;
    %set/v v011DA668_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_01198E50;
T_5 ;
    %wait E_0119CF48;
    %load/v 8, v011DA770_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA7C8_0, 0, 8;
    %load/v 8, v011DA4B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA820_0, 0, 8;
    %load/v 8, v011DA610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011DA198_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_01198190;
T_6 ;
    %wait E_0119E548;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_01198190;
T_7 ;
    %wait E_0119E9C8;
    %load/v 8, v011DA928_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA560_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DA718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D9F30_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011D9E80_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011987F0;
T_8 ;
    %wait E_0119EA08;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D9450, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D8F28, 0, 0;
t_63 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_011987F0;
T_9 ;
    %wait E_0119E8A8;
    %ix/getv 3, v011D93F8_0;
    %load/av 8, v011D9450, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D9920_0, 0, 8;
    %ix/getv 3, v011D9870_0;
    %load/av 8, v011D9450, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D8E78_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_011987F0;
T_10 ;
    %wait E_0119DBA8;
    %delay 8000, 0;
    %load/v 8, v011D8ED0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v011D9298_0, 32;
    %ix/getv 3, v011D9608_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v011D9450, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 63 "$display", "time=%3d, ans=%b addr=%b data=%b\012", $time, &A<v011D9450, v011D9608_0 >, v011D9608_0, v011D9298_0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_011985D0;
T_11 ;
    %wait E_0119E548;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 1;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_96 ;
    %jmp T_11;
    .thread T_11;
    .scope S_011985D0;
T_12 ;
    %wait E_0119E988;
    %load/v 8, v011D9A28_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011D90E0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_011985D0;
T_13 ;
    %wait E_0119E928;
    %delay 10000, 0;
    %load/v 8, v011D9CE8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011D9088_0, 0, 8;
    %load/v 8, v011D9AD8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011D9500_0, 0, 8;
    %load/v 8, v011D9CE8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011D9DF0_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v011D9BE0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.0, 4;
    %ix/getv 3, v011D9088_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 1;
t_97 ;
T_13.0 ;
    %load/v 8, v011D9D98_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.2, 4;
    %ix/getv 3, v011D9AD8_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011DA0E8, 0, 0;
t_98 ;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_01198B20;
T_14 ;
    %wait E_0119E548;
    %set/v v011D8970_0, 1, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_01198B20;
T_15 ;
    %wait E_0119CF48;
    %load/v 8, v011D8080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D8398_0, 0, 8;
    %load/v 8, v011D8B28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8CE0_0, 0, 8;
    %load/v 8, v011D8868_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7EC8_0, 0, 8;
    %load/v 8, v011D8188_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D8600_0, 0, 8;
    %load/v 8, v011D7F78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D81E0_0, 0, 8;
    %load/v 8, v011D8550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011D85A8_0, 0, 8;
    %load/v 8, v011D8708_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D7FD0_0, 0, 8;
    %load/v 8, v011D82E8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8238_0, 0, 8;
    %load/v 8, v011D83F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8130_0, 0, 8;
    %load/v 8, v011D8DE8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D7E70_0, 0, 8;
    %load/v 8, v011D8BD8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8C88_0, 0, 8;
    %load/v 8, v011D8A20_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011D8AD0_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_01198218;
T_16 ;
    %wait E_0119E5C8;
    %delay 1000, 0;
    %load/v 8, v011D72C0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v011D89C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7478_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v011D8A78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7478_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_01198218;
T_17 ;
    %wait E_0119E448;
    %delay 1000, 0;
    %load/v 8, v011D74D0_0, 32;
    %set/v v011D7370_0, 8, 32;
    %load/v 8, v011D6C90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.1, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.0 ;
    %set/v v011D6B30_0, 0, 4;
    %load/v 8, v011D8A78_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011D7318_0, 8, 32;
    %load/v 8, v011D7318_0, 32;
    %set/v v011D7478_0, 8, 32;
    %jmp T_17.5;
T_17.1 ;
    %set/v v011D6B30_0, 0, 4;
    %load/v 8, v011D8A78_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011D7318_0, 8, 32;
    %load/v 8, v011D7318_0, 32;
    %set/v v011D7478_0, 8, 32;
    %jmp T_17.5;
T_17.2 ;
    %set/v v011D6B30_0, 0, 4;
    %jmp T_17.5;
T_17.3 ;
    %movi 8, 1, 4;
    %set/v v011D6B30_0, 8, 4;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v011D7210_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.8, 6;
    %jmp T_17.9;
T_17.6 ;
    %set/v v011D6B30_0, 0, 4;
    %jmp T_17.9;
T_17.7 ;
    %movi 8, 1, 4;
    %set/v v011D6B30_0, 8, 4;
    %jmp T_17.9;
T_17.8 ;
    %movi 8, 2, 4;
    %set/v v011D6B30_0, 8, 4;
    %jmp T_17.9;
T_17.9 ;
    %jmp T_17.5;
T_17.5 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_01198218;
T_18 ;
    %wait E_0119E548;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8C30_0, 0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_01198218;
T_19 ;
    %wait E_0119E4C8;
    %delay 1000, 0;
    %load/v 8, v011D7420_0, 32;
    %load/v 40, v011D7478_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_19.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8C30_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011D8C30_0, 0, 0;
T_19.1 ;
    %load/v 8, v011D6B30_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %vpi_call 11 113 "$display", "data1=%d, data2=%d", v011D7420_0, v011D7478_0;
    %load/v 8, v011D7420_0, 32;
    %load/v 40, v011D7478_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7528_0, 0, 8;
    %jmp T_19.5;
T_19.3 ;
    %load/v 8, v011D7420_0, 32;
    %load/v 40, v011D7478_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7528_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v011D7420_0, 32;
    %load/v 40, v011D7478_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7528_0, 0, 8;
    %jmp T_19.5;
T_19.5 ;
    %load/v 8, v011D7160_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011D8C30_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %vpi_call 11 133 "$display", "hello";
    %load/v 8, v011D8A78_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011D7318_0, 8, 32;
T_19.6 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_01198218;
T_20 ;
    %wait E_0119E568;
    %load/v 8, v011D7160_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011D8C30_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 11 148 "$display", "hello";
    %load/v 8, v011D8A78_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011D7318_0, 8, 32;
    %load/v 8, v011D7318_0, 32;
    %load/v 40, v011D74D0_0, 32;
    %add 8, 40, 32;
    %set/v v011D71B8_0, 8, 32;
    %load/v 8, v011D71B8_0, 32;
    %cassign/v v011D7370_0, 8, 32;
    %cassign/link v011D7370_0, v011D71B8_0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_01198218;
T_21 ;
    %wait E_0119CF48;
    %load/v 40, v011D7528_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D7580_0, 0, 40;
    %jmp T_21;
    .thread T_21;
    .scope S_01198A98;
T_22 ;
    %wait E_0119E548;
    %set/v v011D6EF8_0, 1, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_01198A98;
T_23 ;
    %wait E_0119CF48;
    %load/v 40, v011D69D0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011D68C8_0, 0, 40;
    %load/v 40, v011D6D98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D67C0_0, 0, 40;
    %load/v 40, v011D6818_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D6870_0, 0, 40;
    %load/v 40, v011D7108_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D6FA8_0, 0, 40;
    %load/v 40, v011D6F50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D6978_0, 0, 40;
    %load/v 40, v011D6DF0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D6C38_0, 0, 40;
    %load/v 40, v011D6A28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D6A80_0, 0, 40;
    %delay 1000, 0;
    %vpi_call 12 27 "$display", "check address= %d", v011D68C8_0;
    %jmp T_23;
    .thread T_23;
    .scope S_011997E0;
T_24 ;
    %wait E_0119E548;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_108 ;
    %jmp T_24;
    .thread T_24;
    .scope S_011997E0;
T_25 ;
    %wait E_0119E0C8;
    %delay 10000, 0;
    %load/v 40, v011D6B88_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_25.0, 4;
    %ix/getv 3, v011D6660_0;
    %load/av 40, v011D70B0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D66B8_0, 0, 40;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_011997E0;
T_26 ;
    %wait E_0119DBA8;
    %delay 10000, 0;
    %load/v 40, v011D6D40_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_26.0, 4;
    %load/v 40, v011D7000_0, 32;
    %ix/getv 3, v011D6660_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011D70B0, 0, 40;
t_109 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_011993A0;
T_27 ;
    %wait E_0119D308;
    %set/v v0119AFD0_0, 1, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_011993A0;
T_28 ;
    %wait E_0119CF48;
    %load/v 40, v0119AAA8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0119B0D8_0, 0, 40;
    %load/v 40, v0119B028_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0119B080_0, 0, 40;
    %load/v 40, v011D6768_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011D6EA0_0, 0, 40;
    %load/v 40, v011D6E48_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011D6CE8_0, 0, 40;
    %load/v 40, v0119AF20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0119B130_0, 0, 40;
    %jmp T_28;
    .thread T_28;
    .scope S_01199CA8;
T_29 ;
    %wait E_0119CF48;
    %load/v 40, v0119AE70_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0119ADC0_0, 0, 40;
    %load/v 40, v0119AD10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0119AA50_0, 0, 40;
    %load/v 40, v0119ACB8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_29.0, 4;
    %load/v 40, v0119AF78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0119AEC8_0, 0, 40;
    %jmp T_29.1;
T_29.0 ;
    %load/v 40, v0119AC08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0119AEC8_0, 0, 40;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_01199FD8;
T_30 ;
    %wait E_0119D248;
    %delay 10000, 0;
    %load/v 40, v011DAC40_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011DAC40_0, 0, 40;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_01199FD8;
T_31 ;
    %vpi_call 2 224 "$monitor", "time=%3d, reg_wr_data=%d", $time, v011DBA58_0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DAC40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DC450_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011DC450_0, 0, 0;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
