

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Jul  7 08:50:10 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     10.82|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     27|       0|     144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     487|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     27|     487|     191|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      4|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_260_p2       |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_0_1_fu_274_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_0_2_fu_288_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_1_1_fu_334_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_1_2_fu_354_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_1_fu_314_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_2_1_fu_413_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_2_2_fu_422_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_0_2_fu_404_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_0_1_fu_450_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_0_2_fu_458_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_1_1_fu_483_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_1_2_fu_487_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_1_fu_479_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_2_1_fu_507_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_2_2_fu_511_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_2_fu_503_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_1_fu_442_p2      |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_0_1_fu_538_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_0_2_fu_546_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_1_1_fu_568_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_1_2_fu_573_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_1_fu_563_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_2_1_fu_594_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_2_2_fu_598_p2  |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_2_fu_590_p2    |     *    |      1|  0|   0|           8|           8|
    |tmp_7_2_fu_530_p2      |     *    |      1|  0|   0|           8|           8|
    |tmp1_fu_360_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp2_fu_427_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp3_fu_463_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp4_fu_491_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp5_fu_515_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp6_fu_551_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp7_fu_578_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp8_fu_602_p2         |     +    |      0|  0|   8|          16|          16|
    |tmp_8_0_0_2_fu_300_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_0_1_2_fu_366_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_0_2_2_fu_433_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_1_0_2_fu_469_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_1_1_2_fu_497_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_1_2_2_fu_521_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_2_0_2_fu_557_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_2_1_2_fu_584_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_8_2_2_2_fu_608_p2  |     +    |      0|  0|   8|          16|          16|
    |tmp_fu_294_p2          |     +    |      0|  0|   8|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     27|  0| 144|         504|         504|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_address0             |   2|          3|    2|          6|
    |ap_NS_fsm              |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it0  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |b_address0             |   2|          3|    2|          6|
    |res_address0           |   4|          6|    4|         24|
    |res_address1           |   4|          5|    4|         20|
    |res_d0                 |  16|          6|   16|         96|
    |res_d1                 |  16|          5|   16|         80|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  47|         38|   47|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0_preg  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1       |   1|   0|    1|          0|
    |tmp_13_reg_705              |   8|   0|    8|          0|
    |tmp_14_reg_710              |   8|   0|    8|          0|
    |tmp_16_reg_771              |   8|   0|    8|          0|
    |tmp_17_reg_776              |   8|   0|    8|          0|
    |tmp_19_reg_700              |   8|   0|    8|          0|
    |tmp_20_reg_766              |   8|   0|    8|          0|
    |tmp_5_0_0_1_reg_645         |  16|   0|   16|          0|
    |tmp_5_0_0_2_reg_656         |  16|   0|   16|          0|
    |tmp_5_1_0_1_reg_749         |  16|   0|   16|          0|
    |tmp_5_1_0_2_reg_755         |  16|   0|   16|          0|
    |tmp_5_1_reg_743             |  16|   0|   16|          0|
    |tmp_5_2_0_1_reg_796         |  16|   0|   16|          0|
    |tmp_5_2_0_2_reg_801         |  16|   0|   16|          0|
    |tmp_5_2_reg_791             |  16|   0|   16|          0|
    |tmp_6_0_0_1_reg_650         |  16|   0|   16|          0|
    |tmp_6_0_0_2_reg_661         |  16|   0|   16|          0|
    |tmp_6_0_1_1_reg_678         |  16|   0|   16|          0|
    |tmp_6_0_1_2_reg_684         |  16|   0|   16|          0|
    |tmp_6_0_1_reg_672           |  16|   0|   16|          0|
    |tmp_6_0_2_1_reg_726         |  16|   0|   16|          0|
    |tmp_6_0_2_2_reg_732         |  16|   0|   16|          0|
    |tmp_6_0_2_reg_720           |  16|   0|   16|          0|
    |tmp_7_reg_639               |  16|   0|   16|          0|
    |tmp_8_0_0_2_reg_667         |  16|   0|   16|          0|
    |tmp_8_0_1_2_reg_690         |  16|   0|   16|          0|
    |tmp_8_0_2_2_reg_738         |  16|   0|   16|          0|
    |tmp_8_1_0_2_reg_761         |  16|   0|   16|          0|
    |tmp_8_1_1_2_reg_781         |  16|   0|   16|          0|
    |tmp_8_1_2_2_reg_786         |  16|   0|   16|          0|
    |tmp_8_2_0_2_reg_806         |  16|   0|   16|          0|
    |tmp_8_2_1_2_reg_811         |  16|   0|   16|          0|
    |tmp_8_2_2_2_reg_816         |  16|   0|   16|          0|
    |tmp_s_reg_634               |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 487|   0|  487|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|a_address1    | out |    2|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|b_address1    | out |    2|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_address1  | out |    4|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

