<?xml version="1.0" encoding="UTF-8"?>
<Device xmlns="dudegui">
  <metadata name="ATmega8U2" speed="16 MHz" flash="8.0 KB" sram="512 Bytes" eeprom="512 Bytes" xml_name="ATmega8U2.xml" xml_ver="1" has_eeprom="yes"/>
  <defaults lfuse="65" hfuse="217" efuse="255"/>
  <settings>
    <fusebytes count="3"/>
    <option1 bitmask="1145495112" offset="512" name="" desc="FUSE REGISTER:  LOW" enum=""/>
    <option2 bitmask="128" offset="0" name="CKDIV8" desc="Divide clock by 8 internally" enum=""/>
    <option3 bitmask="64" offset="0" name="CKOUT" desc="Clock output on PORTC7" enum=""/>
    <option4 bitmask="63" offset="0" name="SUT_CKSEL" desc="Select Clock Source" enum="list">
      <entry val="0" txt="Ext. Clock; Start-up time: 6 CK + 0 ms"/>
      <entry val="16" txt="Ext. Clock; Start-up time: 6 CK + 4.1 ms"/>
      <entry val="32" txt="Ext. Clock; Start-up time: 6 CK + 65 ms"/>
      <entry val="2" txt="Int. RC Osc.; Start-up time: 6 CK + 0 ms"/>
      <entry val="18" txt="Int. RC Osc.; Start-up time: 6 CK + 4.1 ms"/>
      <entry val="34" txt="Int. RC Osc.; Start-up time: 6 CK + 65 ms"/>
      <entry val="7" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 0 ms; Int. Cap."/>
      <entry val="23" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 4.1 ms; Int. Cap."/>
      <entry val="39" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 65 ms; Int. Cap."/>
      <entry val="6" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 0 ms; Int. Cap."/>
      <entry val="22" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 4.1 ms; Int. Cap."/>
      <entry val="38" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 65 ms; Int. Cap."/>
      <entry val="5" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 0 ms"/>
      <entry val="21" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 4.1 ms"/>
      <entry val="37" txt="Ext. Low-Freq. Crystal; Start-up time: 32K CK + 65 ms"/>
      <entry val="4" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 0 ms"/>
      <entry val="20" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 4.1 ms"/>
      <entry val="36" txt="Ext. Low-Freq. Crystal; Start-up time: 1K CK + 65 ms"/>
      <entry val="8" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 258 CK + 4.1 ms"/>
      <entry val="24" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 258 CK + 65 ms"/>
      <entry val="40" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 0 ms"/>
      <entry val="56" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 4.1 ms"/>
      <entry val="9" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 1K CK + 65 ms"/>
      <entry val="25" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 0 ms"/>
      <entry val="41" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 4.1 ms"/>
      <entry val="57" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time: 16K CK + 65 ms"/>
      <entry val="10" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 258 CK + 4.1 ms"/>
      <entry val="26" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 258 CK + 65 ms"/>
      <entry val="42" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 0 ms"/>
      <entry val="58" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 4.1 ms"/>
      <entry val="11" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 1K CK + 65 ms"/>
      <entry val="27" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 0 ms"/>
      <entry val="43" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 4.1 ms"/>
      <entry val="59" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time: 16K CK + 65 ms"/>
      <entry val="12" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 258 CK + 4.1 ms"/>
      <entry val="28" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 258 CK + 65 ms"/>
      <entry val="44" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 0 ms"/>
      <entry val="60" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 4.1 ms"/>
      <entry val="13" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 1K CK + 65 ms"/>
      <entry val="29" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 0 ms"/>
      <entry val="45" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 4.1 ms"/>
      <entry val="61" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time: 16K CK + 65 ms"/>
      <entry val="14" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 258 CK + 4.1 ms"/>
      <entry val="30" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 258 CK + 65 ms"/>
      <entry val="46" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 0 ms"/>
      <entry val="62" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 4.1 ms"/>
      <entry val="15" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 1K CK + 65 ms"/>
      <entry val="31" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 0 ms"/>
      <entry val="47" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 4.1 ms"/>
      <entry val="63" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time: 16K CK + 65 ms"/>
    </option4>
    <option5 bitmask="1145495112" offset="512" name="" desc="FUSE REGISTER:  HIGH" enum=""/>
    <option6 bitmask="128" offset="1" name="DWEN" desc="Debug Wire enable" enum=""/>
    <option7 bitmask="64" offset="1" name="RSTDISBL" desc="Reset Disabled (Enable PC6 as i/o pin)" enum=""/>
    <option8 bitmask="32" offset="1" name="SPIEN" desc="Serial program downloading (SPI) enabled" enum=""/>
    <option9 bitmask="16" offset="1" name="WDTON" desc="Watchdog timer always on" enum=""/>
    <option10 bitmask="8" offset="1" name="EESAVE" desc="Preserve EEPROM through the Chip Erase cycle" enum=""/>
    <option11 bitmask="6" offset="1" name="BOOTSZ" desc="Select Boot Size" enum="list">
      <entry val="3" txt="Boot Flash size=256 words start address=$1F00"/>
      <entry val="2" txt="Boot Flash size=512 words start address=$1E00"/>
      <entry val="1" txt="Boot Flash size=1024 words start address=$1C00"/>
      <entry val="0" txt="Boot Flash size=2048 words start address=$1800"/>
    </option11>
    <option12 bitmask="1" offset="1" name="BOOTRST" desc="Boot Reset vector Enabled" enum=""/>
    <option13 bitmask="1145495112" offset="512" name="" desc="FUSE REGISTER:  EXTENDED" enum=""/>
    <option14 bitmask="7" offset="2" name="BODLEVEL" desc="Brown-out Detector trigger level" enum="list">
      <entry val="7" txt="Brown-out detection disabled"/>
      <entry val="6" txt="Brown-out detection level at VCC=2.7 V"/>
      <entry val="5" txt="Brown-out detection level at VCC=2.9 V"/>
      <entry val="4" txt="Brown-out detection level at VCC=3.0 V"/>
      <entry val="3" txt="Brown-out detection level at VCC=3.5 V"/>
      <entry val="2" txt="Brown-out detection level at VCC=3.6 V"/>
      <entry val="1" txt="Brown-out detection level at VCC=4.0 V"/>
      <entry val="0" txt="Brown-out detection level at VCC=4.3 V"/>
    </option14>
    <option15 bitmask="8" offset="2" name="HWBE" desc="Hardware Boot Enable" enum=""/>
  </settings>
  <warnings>
    <case1 byte="1" mask="128" result="0" message="Enabling DEBUGWIRE will make the ISP interface inaccessible!"/>
    <case2 byte="1" mask="64" result="0" message="Disabling external reset will make the ISP interface inaccessible!"/>
    <case3 byte="1" mask="32" result="32" message="These fuse settings will disable the ISP interface!"/>
  </warnings>
</Device>
