Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:59:05 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq2/post_place_timing_summary.rpt
| Design       : diffeq_f_systemC
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.640      -87.566                     70                  256        0.220        0.000                      0                  256        4.500        0.000                       0                   111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.640      -87.566                     70                  256        0.220        0.000                      0                  256        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           70  Failing Endpoints,  Worst Slack       -2.640ns,  Total Violation      -87.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.640ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 9.695ns (77.991%)  route 2.736ns (22.009%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=113, unset)          0.704     0.704    clk
    DSP48_X2Y32          DSP48E1                                      r  temp__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     3.802 r  temp__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.802    temp__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     4.909 r  temp__1/P[0]
                         net (fo=2, estimated)        0.611     5.520    temp__1_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.097     5.617 r  uport2_i_23/O
                         net (fo=1, routed)           0.000     5.617    uport2_i_23_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  uport2_i_4__0/CO[3]
                         net (fo=1, estimated)        0.000     6.019    uport2_i_4__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.111 r  uport2_i_3__0/CO[3]
                         net (fo=1, estimated)        0.000     6.111    uport2_i_3__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.203 r  uport2_i_2__0/CO[3]
                         net (fo=1, estimated)        0.000     6.203    uport2_i_2__0_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.426 r  uport2_i_1__0/O[1]
                         net (fo=2, estimated)        0.396     6.822    temp__2[29]
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.809     9.631 r  uport2/P[0]
                         net (fo=1, estimated)        0.565    10.196    uport2_n_105
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.097    10.293 r  uport[23]_i_14/O
                         net (fo=1, routed)           0.000    10.293    uport[23]_i_14_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.695 r  uport_reg[23]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    10.695    uport_reg[23]_i_10_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    10.875 f  uport_reg[27]_i_10/O[2]
                         net (fo=2, estimated)        0.587    11.462    uport_reg[27]_i_10_n_5
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.234    11.696 r  uport[23]_i_2/O
                         net (fo=2, estimated)        0.329    12.025    uport[23]_i_2_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I3_O)        0.240    12.265 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.000    12.265    uport[23]_i_6_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.564 r  uport_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.007    12.571    uport_reg[23]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.660 r  uport_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.660    uport_reg[27]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.894 r  uport_reg[31]_i_1/O[3]
                         net (fo=2, estimated)        0.241    13.135    uport0_dspDelayedAccum[31]
    SLICE_X34Y78         FDRE                                         r  psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=113, unset)          0.669    10.669    clk
    SLICE_X34Y78         FDRE                                         r  psdsp/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)       -0.138    10.495    psdsp
  -------------------------------------------------------------------
                         required time                         10.495    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                 -2.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 yport_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.293ns (77.958%)  route 0.083ns (22.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=113, unset)          0.411     0.411    clk
    SLICE_X36Y73         FDRE                                         r  yport_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  yport_reg[30]/Q
                         net (fo=3, estimated)        0.083     0.658    yport[30]
    SLICE_X36Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.787 r  yport_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.787    yport0[31]
    SLICE_X36Y73         FDRE                                         r  yport_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=113, unset)          0.432     0.432    clk
    SLICE_X36Y73         FDRE                                         r  yport_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.134     0.566    yport_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y78  psdsp/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y78  psdsp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y78  psdsp/C



