library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity top_cafetera is
  Port (
        enable: in std_logic;
        reset_top: in std_logic;
        clock_top: in std_logic;
        seleccion: out std_logic_vector(4 downto 0)
         );
end top_cafetera;




architecture behavioral of top_cafetera is

COMPONENT MaquinaDeEstados IS 
        PORT(
               boton_c,boton_l,reset, clk : in std_logic;
	       --presente: in std_logic;
               led_corto,led_largo,led_espera,led_listo : out std_logic;    
        );
 END COMPONENT;
 
 COMPONENT contador
	GENERIC (max:integer:=30);
	PORT(
		clk : IN std_logic;
		rst : IN std_logic;
		enable : IN std_logic;          
		count : OUT std_logic_vector(4 downto 0);
		salida : OUT std_logic
		);
	END COMPONENT;

signal seleccion_in: std_logic_vector(4 downto 0);
signal servicio_in: std_logic_vector (4 downto 0);
signal estado_sel_in: std_logic;
--- seÃ±al contador falta, va debajo



begin


maquina: MaquinaDeEstados PORT MAP (clk=>clock_top,
                    reset=>reset_top,
		    clk=>clock;
		    boton_c=>   ;
		    boton_l=>    ;
		    led_corto =>; 
		    led_largo =>  ;
		    led_espera => ;
		    led_listo => ;
    
                    );


contador: contador PORT MAP (clk=>clock_top,
                    rst=>reset_top,
                    enable=> enable,
                    salida =>salida_top,
                    );

end Behavioral;
