# 8 Bit Adder

## synthesis (yosys)
![adder](https://github.com/AbinashDwibedi/learning-verilog/blob/main/Combinational%20Circuits/adders/8%20bit%20adder/synthesis.png)

## simulation (gtkwave)
![adder](https://github.com/AbinashDwibedi/learning-verilog/blob/main/Combinational%20Circuits/adders/8%20bit%20adder/simulation.png)