// Seed: 568370416
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_2 = -id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire [1 : 1] id_5;
endmodule
