Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/d/program/vivado/exec/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3974b8d4f10f42759c8ca6b605100b05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_tb_behav xil_defaultlib.SingleCPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.SingleCPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCPU_tb_behav
