// Seed: 161129781
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2
);
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output logic id_2,
    input logic id_3,
    input supply0 id_4,
    input wor id_5
);
  reg  id_7;
  wire id_8;
  assign id_0 = 1;
  always id_2 <= #1 1;
  assign id_0 = id_3;
  initial begin : LABEL_0
    id_0 <= 1;
    id_7 <= id_7;
    disable id_9;
  end
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4
  );
endmodule
