<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>UART_test</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P1000</die>
    <package>208 PQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>D:/FPGA/a3p1000_uart/component/work/UART_test</location>
    <state>GENERATED ( Sat Mar 02 20:00:36 2019 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Clock_gen.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\CoreUART.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Rx_async.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_0\rtl\vlog\core\Tx_async.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Clock_gen.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\CoreUART.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Rx_async.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\COREUART_1\rtl\vlog\core\Tx_async.v</file>
    <file>D:\FPGA\a3p1000_uart\component\work\UART_test\UART_test.v</file>
    <file>D:\FPGA\a3p1000_uart\hdl\UART_control.v</file>
  </fileset>
  <io>
    <port-name>DATA_OUT[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>RXRDY</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>clk</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TXRDY</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>rst</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_1[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>TX_data_0[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DATA_OUT[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="SpiritModule">
    <core-exttype>IP</core-exttype>
    <core-type>SpiritModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>DirectCore</core-lib>
    <core-intname>COREUART</core-intname>
    <core-ver>5.6.102</core-ver>
    <core-desc>CoreUART is a serial communication controller with a flexible serial data interface that is intended primarily for embedded systems. The controller operates in an asynchronous (UART)  The core includes a user testbench to show sample UART operation.</core-desc>
    <core-param>
      <param-name>Enabled Extra Precision:</param-name>
      <param-value>false</param-value>
      <param-hdlname>BAUD_VAL_FRCTN_EN</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>FPGA Family:</param-name>
      <param-value>ProASIC3</param-value>
      <param-hdlname>FAMILY</param-hdlname>
      <param-hdlvalue>15</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>RX FIFO:</param-name>
      <param-value>Enable RX FIFO</param-value>
      <param-hdlname>RX_FIFO</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>RX Legacy Mode:</param-name>
      <param-value>Disabled</param-value>
      <param-hdlname>RX_LEGACY_MODE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>TX FIFO:</param-name>
      <param-value>Enable TX FIFO</param-value>
      <param-hdlname>TX_FIFO</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-name>COREUART_0</core-name>
  </core>
  <core type="SpiritModule">
    <core-exttype>IP</core-exttype>
    <core-type>SpiritModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>DirectCore</core-lib>
    <core-intname>COREUART</core-intname>
    <core-ver>5.6.102</core-ver>
    <core-desc>CoreUART is a serial communication controller with a flexible serial data interface that is intended primarily for embedded systems. The controller operates in an asynchronous (UART)  The core includes a user testbench to show sample UART operation.</core-desc>
    <core-param>
      <param-name>Enabled Extra Precision:</param-name>
      <param-value>false</param-value>
      <param-hdlname>BAUD_VAL_FRCTN_EN</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>FPGA Family:</param-name>
      <param-value>ProASIC3</param-value>
      <param-hdlname>FAMILY</param-hdlname>
      <param-hdlvalue>15</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>RX FIFO:</param-name>
      <param-value>Enable RX FIFO</param-value>
      <param-hdlname>RX_FIFO</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>RX Legacy Mode:</param-name>
      <param-value>Disabled</param-value>
      <param-hdlname>RX_LEGACY_MODE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>TX FIFO:</param-name>
      <param-value>Enable TX FIFO</param-value>
      <param-hdlname>TX_FIFO</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-name>COREUART_1</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>UART_control</core-exttype>
    <core-location>hdl\UART_control.v</core-location>
    <core-name>UART_control_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>UART_control</core-exttype>
    <core-location>hdl\UART_control.v</core-location>
    <core-name>UART_control_1</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for UART_test</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
