// Seed: 2804569277
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2
    , id_14,
    input uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    input uwire id_10,
    output supply1 id_11,
    output tri1 id_12
);
  initial
    if (1) begin : LABEL_0
      assert (id_9);
    end
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output tri id_2,
    input wire id_3,
    input uwire id_4,
    output uwire id_5
    , id_12,
    input uwire id_6,
    input supply0 id_7,
    output wire id_8,
    input wand id_9,
    output wand id_10
);
  logic [1 : 1 'd0] id_13;
  assign id_1 = -1;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_4,
      id_3,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_10 = 0;
  logic id_15;
endmodule
