Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9f1aa4d5307442d19de922d7d674ff35 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L dft_v4_1_1 -L xil_defaultlib -L secureip -L xpm --snapshot Visualizer_TB_behav xil_defaultlib.Visualizer_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2050]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
