info x 87 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 parity
term mark 178 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 4 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 selInstd_logicRISING_EDGECLK
var add 5 1 0 100 8 0 257 100 50 50 10 10 0 0 0 0 DinInstd_logic_vectorRISING_EDGECLK
var add 6 0 0 98 9 0 257 100 50 50 10 10 0 0 0 0 P0eOutstd_logicRISING_EDGECLK
var add 7 0 0 98 9 0 257 100 50 50 10 10 0 0 0 0 P0oOutstd_logicRISING_EDGECLK
var add 8 0 0 98 9 0 257 100 50 50 10 10 0 0 0 0 P1eOutstd_logicRISING_EDGECLK
var add 9 0 0 98 9 0 257 100 50 50 10 10 0 0 0 0 P1oOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 188 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 5 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 5 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 5 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 5 228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 377841704 30320267 0 0 0 0 0 0 0 0 0 0 0 0 0 parity.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 168 11 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = parity.vhd
Sat Aug 31 01:01:21 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3.37500000000000
