<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Sat Jan  6 16:17:59 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS250T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.05V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>MPFS_ICICLE_KIT_BASE_DESIGN</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>E:\MPFS_Projects\Kyber_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>9134</cell>
 <cell>254196</cell>
 <cell>3.59</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>3926</cell>
 <cell>254196</cell>
 <cell>1.54</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>432</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>55</cell>
 <cell>144</cell>
 <cell>38.19</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>55</cell>
 <cell>144</cell>
 <cell>38.19</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>45</cell>
 <cell>2352</cell>
 <cell>1.91</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>812</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>4</cell>
 <cell>784</cell>
 <cell>0.51</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>6</cell>
 <cell>48</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>4</cell>
 <cell>72</cell>
 <cell>5.56</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>MSS I/O</cell>
 <cell>103</cell>
 <cell>136</cell>
 <cell>75.74</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>8450</cell>
 <cell>3242</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>540</cell>
 <cell>540</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>9134</cell>
 <cell>3926</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>6</cell>
</row>
<row>
 <cell>7</cell>
 <cell>8</cell>
</row>
<row>
 <cell>8</cell>
 <cell>8</cell>
</row>
<row>
 <cell>9</cell>
 <cell>4</cell>
</row>
<row>
 <cell>10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>19</cell>
</row>
<row>
 <cell>13</cell>
 <cell>26</cell>
</row>
<row>
 <cell>14</cell>
 <cell>9</cell>
</row>
<row>
 <cell>16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>90</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>320</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>320</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>1</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>22</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>21</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>3428</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1931</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CLKINT_REF_CLK_50MHz/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_3_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_1_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_FIC_2_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>961</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>486</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/un1_CS_1[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a0_10_sn.un1_CS_1[0]</cell>
</row>
<row>
 <cell>310</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf1_ROM_0/Q_2_23_0_.t013</cell>
</row>
<row>
 <cell>246</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf1_ROM_0/Q_2_23_0_.un1_sel_6_or</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/pm_sel[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a0_10_sn.pm_sel_iv[0]</cell>
</row>
<row>
 <cell>233</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/CS_Z[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/CS[7]</cell>
</row>
<row>
 <cell>168</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/CS_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/CS[2]</cell>
</row>
<row>
 <cell>168</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t8_1_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t1_8_a0_0_0_rep2</cell>
</row>
<row>
 <cell>148</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_172_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_CS_16_i_a2</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>961</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_AND_RESETS_RESETN_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15</cell>
</row>
<row>
 <cell>486</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/un1_CS_1[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a0_10_sn.un1_CS_1[0]</cell>
</row>
<row>
 <cell>310</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t013</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf1_ROM_0/Q_2_23_0_.t013</cell>
</row>
<row>
 <cell>246</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_165_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/N_165_i</cell>
</row>
<row>
 <cell>240</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_sel_6_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/tf1_ROM_0/Q_2_23_0_.un1_sel_6_or</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/pm_sel[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a0_10_sn.pm_sel_iv[0]</cell>
</row>
<row>
 <cell>233</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/CS_Z[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/CS[7]</cell>
</row>
<row>
 <cell>168</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/CS_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/CS[2]</cell>
</row>
<row>
 <cell>168</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t8_1_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t1_8_a0_0_0_rep2</cell>
</row>
<row>
 <cell>148</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FIC_0_PERIPHERALS_1/Core_Poly_0/N_172_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/un1_CS_16_i_a2</cell>
</row>
</table>
</doc>
