Time resolution is 1 ps
SART SIMULATION
$finish called at time : 20 ns : File "C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_ALU.sv" Line 28
