MIG: 00:30:41 : xml_input_file: mig_b.prj
MIG: 00:30:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:30:41 : xml_input_file: mig_b.prj
MIG: 00:30:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:30:41 : xml_input_file: mig_b.prj
MIG: 00:30:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:30:41 : In updateAllModelParams
MIG: 00:30:41 : XGUI hdlLanguage: Verilog
MIG: 00:30:41 : xgui vivado_mode: xpg_bd
MIG: 00:30:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:30:41 : Reading C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 00:30:42 : 
MIG: 00:30:42 : Inside fn mem: DDR3
MIG: 00:30:42 : detect_uiclk: 100000000
MIG: 00:30:42 : cntrl:  memtype: DDR3
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 :  polarity_value: 1
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 : cntrl:  memtype: DDR3
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 00:30:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 00:30:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 00:30:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 00:30:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 00:30:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 00:30:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 00:30:42 : 
MIG: 00:30:42 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:30:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:30:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: ECC ==> OFF
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:30:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:30:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:30:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:30:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 00:30:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 00:30:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 00:30:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:30:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:30:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:30:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:30:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:30:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:30:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:30:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:30:42 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 00:30:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:30:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 00:30:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 00:30:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 00:30:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:30:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:30:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:30:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 00:30:42 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 00:30:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 00:30:42 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 00:30:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:30:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 00:30:42 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 00:30:42 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:30:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:30:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:30:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:30:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 00:30:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:30:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 00:30:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 00:30:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 00:30:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 00:30:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 00:30:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:30:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 00:30:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 00:30:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:30:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 00:30:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 00:30:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 00:30:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 00:30:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 00:30:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 00:30:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:30:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:30:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:30:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:30:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:30:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:30:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:30:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:30:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:30:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:30:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:30:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:30:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:30:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 00:30:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 00:30:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:30:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 00:30:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 00:30:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:30:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:30:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:30:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:30:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:30:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:30:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:30:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:30:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 00:30:42 : 3
MIG: 00:30:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 00:30:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 00:30:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 00:30:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 00:30:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 00:30:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 00:30:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 00:30:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 00:30:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 00:30:42 : 
MIG: 00:30:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:30:42 : 
MIG: 00:30:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:30:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:30:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 : 
MIG: 00:30:42 : Same Interface
MIG: 00:30:42 : xml_input_file: mig_b.prj
MIG: 00:30:42 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:14 : Running synthesis.xit
MIG: 00:32:14 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:32:14 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:32:14 : vivado_mode: xpg_bd
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 1
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 : isPortInterface: 0
MIG: 00:32:14 :  locked false  
MIG: 00:32:14 : HDL Language: Verilog
MIG: 00:32:14 : compInfo: false
MIG: 00:32:14 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:32:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:32:14 : I am in catch area
MIG: 00:32:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:21 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:32:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:32:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:32:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:32:21 : Running vlog_synth_rpr.xit
MIG: 00:32:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:32:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:32:21 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:32:21 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:21 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:32:21 : vivado_mode: xpg_bd
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 1
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 : isPortInterface: 0
MIG: 00:32:21 :  locked false  
MIG: 00:32:21 : HDL Language: Verilog
MIG: 00:32:21 : compInfo: false
MIG: 00:32:21 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:32:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:32:21 : I am in catch area
MIG: 00:32:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:26 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:32:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:32:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:32:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:32:26 : Running simulation.xit
MIG: 00:32:26 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:32:26 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:26 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:32:26 : vivado_mode: xpg_bd
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 1
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 : isPortInterface: 0
MIG: 00:32:26 :  locked false  
MIG: 00:32:26 : HDL Language: Verilog
MIG: 00:32:26 : compInfo: false
MIG: 00:32:26 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:32:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:32:26 : I am in catch area
MIG: 00:32:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:30 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:32:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:32:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:32:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:32:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:32:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:32:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:32:31 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:32:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:31 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:32:31 : vivado_mode: xpg_bd
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 1
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 : isPortInterface: 0
MIG: 00:32:31 :  locked false  
MIG: 00:32:31 : HDL Language: Verilog
MIG: 00:32:31 : compInfo: false
MIG: 00:32:31 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:32:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:32:31 : I am in catch area
MIG: 00:32:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:35 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:32:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:32:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:32:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 00:32:35 : Running implementation.xit
MIG: 00:32:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 00:32:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 00:32:35 : ################# RUNNING MIG BATCH ###################
MIG: 00:32:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 00:32:35 : synp_flow:  -- synthesis_mode: Other
MIG: 00:32:35 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 00:32:35 : vivado_mode: xpg_bd
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:35 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 1
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 : isPortInterface: 0
MIG: 00:32:36 :  locked false  
MIG: 00:32:36 : HDL Language: Verilog
MIG: 00:32:36 : compInfo: false
MIG: 00:32:36 : Vivado Options xc7a200t sbg484 -1
MIG: 00:32:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:32:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:32:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:32:36 : I am in catch area
MIG: 00:32:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 00:32:40 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 00:32:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 00:32:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 00:32:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 00:32:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:42:51 : Running synthesis.xit
MIG: 02:42:51 : ################# RUNNING MIG BATCH ###################
MIG: 02:42:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:42:51 : synp_flow:  -- synthesis_mode: Other
MIG: 02:42:51 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:42:51 : vivado_mode: xpg_bd
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 1
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 : isPortInterface: 0
MIG: 02:42:51 :  locked false  
MIG: 02:42:51 : HDL Language: Verilog
MIG: 02:42:51 : compInfo: false
MIG: 02:42:51 : Vivado Options xc7a200t sbg484 -1
MIG: 02:42:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:42:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:42:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:42:51 : I am in catch area
MIG: 02:42:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:42:55 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:42:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:42:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:42:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:42:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:42:55 : Running vlog_synth_rpr.xit
MIG: 02:42:56 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:42:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:42:56 : ################# RUNNING MIG BATCH ###################
MIG: 02:42:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:42:56 : synp_flow:  -- synthesis_mode: Other
MIG: 02:42:56 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:42:56 : vivado_mode: xpg_bd
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 1
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 : isPortInterface: 0
MIG: 02:42:56 :  locked false  
MIG: 02:42:56 : HDL Language: Verilog
MIG: 02:42:56 : compInfo: false
MIG: 02:42:56 : Vivado Options xc7a200t sbg484 -1
MIG: 02:42:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:42:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:42:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:42:56 : I am in catch area
MIG: 02:42:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:43:00 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:43:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:43:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:43:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:43:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:43:00 : Running simulation.xit
MIG: 02:43:00 : ################# RUNNING MIG BATCH ###################
MIG: 02:43:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:43:00 : synp_flow:  -- synthesis_mode: Other
MIG: 02:43:00 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:43:00 : vivado_mode: xpg_bd
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 1
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 : isPortInterface: 0
MIG: 02:43:00 :  locked false  
MIG: 02:43:00 : HDL Language: Verilog
MIG: 02:43:00 : compInfo: false
MIG: 02:43:00 : Vivado Options xc7a200t sbg484 -1
MIG: 02:43:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:43:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:43:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:43:00 : I am in catch area
MIG: 02:43:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:43:05 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:43:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:43:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:43:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:43:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:43:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:43:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:43:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:43:05 : ################# RUNNING MIG BATCH ###################
MIG: 02:43:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:43:05 : synp_flow:  -- synthesis_mode: Other
MIG: 02:43:05 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:43:05 : vivado_mode: xpg_bd
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 1
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 : isPortInterface: 0
MIG: 02:43:05 :  locked false  
MIG: 02:43:05 : HDL Language: Verilog
MIG: 02:43:05 : compInfo: false
MIG: 02:43:05 : Vivado Options xc7a200t sbg484 -1
MIG: 02:43:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:43:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:43:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:43:05 : I am in catch area
MIG: 02:43:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:43:09 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:43:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:43:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:43:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:43:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 02:43:10 : Running implementation.xit
MIG: 02:43:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 02:43:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 02:43:10 : ################# RUNNING MIG BATCH ###################
MIG: 02:43:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 02:43:10 : synp_flow:  -- synthesis_mode: Other
MIG: 02:43:10 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 02:43:10 : vivado_mode: xpg_bd
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 1
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 : isPortInterface: 0
MIG: 02:43:10 :  locked false  
MIG: 02:43:10 : HDL Language: Verilog
MIG: 02:43:10 : compInfo: false
MIG: 02:43:10 : Vivado Options xc7a200t sbg484 -1
MIG: 02:43:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:43:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 02:43:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 02:43:10 : I am in catch area
MIG: 02:43:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 02:43:14 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 02:43:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 02:43:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 02:43:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 02:43:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 03:58:57 : Running synthesis.xit
MIG: 03:58:57 : ################# RUNNING MIG BATCH ###################
MIG: 03:58:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 03:58:57 : synp_flow:  -- synthesis_mode: Other
MIG: 03:58:57 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 03:58:57 : vivado_mode: xpg_bd
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 1
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 : isPortInterface: 0
MIG: 03:58:57 :  locked false  
MIG: 03:58:57 : HDL Language: Verilog
MIG: 03:58:57 : compInfo: false
MIG: 03:58:57 : Vivado Options xc7a200t sbg484 -1
MIG: 03:58:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 03:58:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 03:58:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 03:58:57 : I am in catch area
MIG: 03:58:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 03:59:02 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 03:59:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 03:59:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 03:59:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 03:59:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 03:59:02 : Running vlog_synth_rpr.xit
MIG: 03:59:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 03:59:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 03:59:02 : ################# RUNNING MIG BATCH ###################
MIG: 03:59:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 03:59:02 : synp_flow:  -- synthesis_mode: Other
MIG: 03:59:02 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 03:59:02 : vivado_mode: xpg_bd
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 1
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 : isPortInterface: 0
MIG: 03:59:02 :  locked false  
MIG: 03:59:02 : HDL Language: Verilog
MIG: 03:59:02 : compInfo: false
MIG: 03:59:02 : Vivado Options xc7a200t sbg484 -1
MIG: 03:59:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 03:59:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 03:59:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 03:59:02 : I am in catch area
MIG: 03:59:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 03:59:06 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 03:59:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 03:59:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 03:59:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 03:59:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 03:59:07 : Running simulation.xit
MIG: 03:59:07 : ################# RUNNING MIG BATCH ###################
MIG: 03:59:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 03:59:07 : synp_flow:  -- synthesis_mode: Other
MIG: 03:59:07 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 03:59:07 : vivado_mode: xpg_bd
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 1
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 : isPortInterface: 0
MIG: 03:59:07 :  locked false  
MIG: 03:59:07 : HDL Language: Verilog
MIG: 03:59:07 : compInfo: false
MIG: 03:59:07 : Vivado Options xc7a200t sbg484 -1
MIG: 03:59:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 03:59:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 03:59:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 03:59:07 : I am in catch area
MIG: 03:59:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 03:59:11 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 03:59:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 03:59:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 03:59:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 03:59:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 03:59:28 : Running implementation.xit
MIG: 03:59:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 03:59:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 03:59:28 : ################# RUNNING MIG BATCH ###################
MIG: 03:59:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 03:59:28 : synp_flow:  -- synthesis_mode: Other
MIG: 03:59:28 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 03:59:28 : vivado_mode: xpg_bd
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 1
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 : isPortInterface: 0
MIG: 03:59:28 :  locked false  
MIG: 03:59:28 : HDL Language: Verilog
MIG: 03:59:28 : compInfo: false
MIG: 03:59:28 : Vivado Options xc7a200t sbg484 -1
MIG: 03:59:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 03:59:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 03:59:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 03:59:28 : I am in catch area
MIG: 03:59:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 03:59:33 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 03:59:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 03:59:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 03:59:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 03:59:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:20:54 : Running synthesis.xit
MIG: 04:20:54 : ################# RUNNING MIG BATCH ###################
MIG: 04:20:54 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:20:54 : synp_flow:  -- synthesis_mode: Other
MIG: 04:20:54 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:20:54 : vivado_mode: xpg_bd
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 1
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 : isPortInterface: 0
MIG: 04:20:54 :  locked false  
MIG: 04:20:54 : HDL Language: Verilog
MIG: 04:20:54 : compInfo: false
MIG: 04:20:54 : Vivado Options xc7a200t sbg484 -1
MIG: 04:20:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:20:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:20:54 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:20:54 : I am in catch area
MIG: 04:20:54 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:20:58 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:20:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:20:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:20:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:20:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:20:58 : Running vlog_synth_rpr.xit
MIG: 04:20:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:20:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:20:59 : ################# RUNNING MIG BATCH ###################
MIG: 04:20:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:20:59 : synp_flow:  -- synthesis_mode: Other
MIG: 04:20:59 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:20:59 : vivado_mode: xpg_bd
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 1
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 : isPortInterface: 0
MIG: 04:20:59 :  locked false  
MIG: 04:20:59 : HDL Language: Verilog
MIG: 04:20:59 : compInfo: false
MIG: 04:20:59 : Vivado Options xc7a200t sbg484 -1
MIG: 04:20:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:20:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:20:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:20:59 : I am in catch area
MIG: 04:20:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:03 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:03 : Running simulation.xit
MIG: 04:21:03 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:21:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:21:03 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:03 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:03 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:03 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:03 : vivado_mode: xpg_bd
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 1
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 : isPortInterface: 0
MIG: 04:21:03 :  locked false  
MIG: 04:21:03 : HDL Language: Verilog
MIG: 04:21:03 : compInfo: false
MIG: 04:21:03 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:21:03 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:21:03 : I am in catch area
MIG: 04:21:03 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:08 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:08 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:08 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 04:21:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:21:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:21:08 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:08 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:08 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:08 : vivado_mode: xpg_bd
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 1
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 : isPortInterface: 0
MIG: 04:21:08 :  locked false  
MIG: 04:21:08 : HDL Language: Verilog
MIG: 04:21:08 : compInfo: false
MIG: 04:21:08 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:21:08 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:21:08 : I am in catch area
MIG: 04:21:08 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:12 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:21:12 : Running implementation.xit
MIG: 04:21:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:21:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:21:12 : ################# RUNNING MIG BATCH ###################
MIG: 04:21:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:21:12 : synp_flow:  -- synthesis_mode: Other
MIG: 04:21:12 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:21:12 : vivado_mode: xpg_bd
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:12 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 1
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 : isPortInterface: 0
MIG: 04:21:13 :  locked false  
MIG: 04:21:13 : HDL Language: Verilog
MIG: 04:21:13 : compInfo: false
MIG: 04:21:13 : Vivado Options xc7a200t sbg484 -1
MIG: 04:21:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:21:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:21:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:21:13 : I am in catch area
MIG: 04:21:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:21:17 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:21:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:21:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:21:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:21:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:40:55 : Running synthesis.xit
MIG: 04:40:55 : ################# RUNNING MIG BATCH ###################
MIG: 04:40:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:40:55 : synp_flow:  -- synthesis_mode: Other
MIG: 04:40:55 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:40:55 : vivado_mode: xpg_bd
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:55 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 1
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 : isPortInterface: 0
MIG: 04:40:56 :  locked false  
MIG: 04:40:56 : HDL Language: Verilog
MIG: 04:40:56 : compInfo: false
MIG: 04:40:56 : Vivado Options xc7a200t sbg484 -1
MIG: 04:40:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:40:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:40:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:40:56 : I am in catch area
MIG: 04:40:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:41:00 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:41:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:41:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:41:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:41:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:41:00 : Running vlog_synth_rpr.xit
MIG: 04:41:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:41:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:41:00 : ################# RUNNING MIG BATCH ###################
MIG: 04:41:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:41:00 : synp_flow:  -- synthesis_mode: Other
MIG: 04:41:00 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:41:00 : vivado_mode: xpg_bd
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 1
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 : isPortInterface: 0
MIG: 04:41:00 :  locked false  
MIG: 04:41:00 : HDL Language: Verilog
MIG: 04:41:00 : compInfo: false
MIG: 04:41:00 : Vivado Options xc7a200t sbg484 -1
MIG: 04:41:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:41:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:41:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:41:00 : I am in catch area
MIG: 04:41:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:41:05 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:41:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:41:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:41:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:41:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:41:05 : Running simulation.xit
MIG: 04:41:05 : ################# RUNNING MIG BATCH ###################
MIG: 04:41:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:41:05 : synp_flow:  -- synthesis_mode: Other
MIG: 04:41:05 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:41:05 : vivado_mode: xpg_bd
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 1
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 : isPortInterface: 0
MIG: 04:41:05 :  locked false  
MIG: 04:41:05 : HDL Language: Verilog
MIG: 04:41:05 : compInfo: false
MIG: 04:41:05 : Vivado Options xc7a200t sbg484 -1
MIG: 04:41:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:41:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:41:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:41:05 : I am in catch area
MIG: 04:41:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:41:09 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:41:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:41:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:41:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:41:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:41:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 04:41:09 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:41:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:41:09 : ################# RUNNING MIG BATCH ###################
MIG: 04:41:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:41:09 : synp_flow:  -- synthesis_mode: Other
MIG: 04:41:09 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:41:09 : vivado_mode: xpg_bd
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 1
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 : isPortInterface: 0
MIG: 04:41:09 :  locked false  
MIG: 04:41:09 : HDL Language: Verilog
MIG: 04:41:09 : compInfo: false
MIG: 04:41:09 : Vivado Options xc7a200t sbg484 -1
MIG: 04:41:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:41:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:41:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:41:09 : I am in catch area
MIG: 04:41:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:41:14 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:41:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:41:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:41:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:41:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:41:14 : Running implementation.xit
MIG: 04:41:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:41:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:41:14 : ################# RUNNING MIG BATCH ###################
MIG: 04:41:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:41:14 : synp_flow:  -- synthesis_mode: Other
MIG: 04:41:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:41:14 : vivado_mode: xpg_bd
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 1
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 : isPortInterface: 0
MIG: 04:41:14 :  locked false  
MIG: 04:41:14 : HDL Language: Verilog
MIG: 04:41:14 : compInfo: false
MIG: 04:41:14 : Vivado Options xc7a200t sbg484 -1
MIG: 04:41:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:41:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:41:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:41:14 : I am in catch area
MIG: 04:41:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:41:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:41:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:41:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:41:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:41:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:40:56 : Running synthesis.xit
MIG: 05:40:56 : ################# RUNNING MIG BATCH ###################
MIG: 05:40:56 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:40:56 : synp_flow:  -- synthesis_mode: Other
MIG: 05:40:56 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:40:56 : vivado_mode: xpg_bd
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 1
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 : isPortInterface: 0
MIG: 05:40:56 :  locked false  
MIG: 05:40:56 : HDL Language: Verilog
MIG: 05:40:56 : compInfo: false
MIG: 05:40:56 : Vivado Options xc7a200t sbg484 -1
MIG: 05:40:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:40:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:40:56 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:40:56 : I am in catch area
MIG: 05:40:56 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:41:00 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:41:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:41:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:41:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:41:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:41:00 : Running vlog_synth_rpr.xit
MIG: 05:41:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:41:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:41:00 : ################# RUNNING MIG BATCH ###################
MIG: 05:41:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:41:00 : synp_flow:  -- synthesis_mode: Other
MIG: 05:41:00 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:41:00 : vivado_mode: xpg_bd
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 1
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 : isPortInterface: 0
MIG: 05:41:00 :  locked false  
MIG: 05:41:00 : HDL Language: Verilog
MIG: 05:41:00 : compInfo: false
MIG: 05:41:00 : Vivado Options xc7a200t sbg484 -1
MIG: 05:41:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:41:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:41:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:41:00 : I am in catch area
MIG: 05:41:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:41:05 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:41:05 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:41:05 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:41:05 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:41:05 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:41:05 : Running simulation.xit
MIG: 05:41:05 : ################# RUNNING MIG BATCH ###################
MIG: 05:41:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:41:05 : synp_flow:  -- synthesis_mode: Other
MIG: 05:41:05 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:41:05 : vivado_mode: xpg_bd
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 1
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 : isPortInterface: 0
MIG: 05:41:05 :  locked false  
MIG: 05:41:05 : HDL Language: Verilog
MIG: 05:41:05 : compInfo: false
MIG: 05:41:05 : Vivado Options xc7a200t sbg484 -1
MIG: 05:41:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:41:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:41:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:41:05 : I am in catch area
MIG: 05:41:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:41:09 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:41:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:41:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:41:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:41:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:41:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:41:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:41:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:41:10 : ################# RUNNING MIG BATCH ###################
MIG: 05:41:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:41:10 : synp_flow:  -- synthesis_mode: Other
MIG: 05:41:10 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:41:10 : vivado_mode: xpg_bd
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 1
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 : isPortInterface: 0
MIG: 05:41:10 :  locked false  
MIG: 05:41:10 : HDL Language: Verilog
MIG: 05:41:10 : compInfo: false
MIG: 05:41:10 : Vivado Options xc7a200t sbg484 -1
MIG: 05:41:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:41:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:41:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:41:10 : I am in catch area
MIG: 05:41:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:41:14 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:41:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:41:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:41:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:41:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:41:14 : Running implementation.xit
MIG: 05:41:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:41:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:41:14 : ################# RUNNING MIG BATCH ###################
MIG: 05:41:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:41:14 : synp_flow:  -- synthesis_mode: Other
MIG: 05:41:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:41:14 : vivado_mode: xpg_bd
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 1
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 : isPortInterface: 0
MIG: 05:41:14 :  locked false  
MIG: 05:41:14 : HDL Language: Verilog
MIG: 05:41:14 : compInfo: false
MIG: 05:41:14 : Vivado Options xc7a200t sbg484 -1
MIG: 05:41:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:41:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:41:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:41:14 : I am in catch area
MIG: 05:41:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:41:19 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:41:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:41:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:41:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:41:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:31:30 : Running synthesis.xit
MIG: 05:31:30 : ################# RUNNING MIG BATCH ###################
MIG: 05:31:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:31:30 : synp_flow:  -- synthesis_mode: Other
MIG: 05:31:30 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:31:30 : vivado_mode: xpg_bd
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 1
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 : isPortInterface: 0
MIG: 05:31:30 :  locked false  
MIG: 05:31:30 : HDL Language: Verilog
MIG: 05:31:30 : compInfo: false
MIG: 05:31:30 : Vivado Options xc7a200t sbg484 -1
MIG: 05:31:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:31:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:31:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:31:30 : I am in catch area
MIG: 05:31:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:31:36 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:31:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:31:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:31:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:31:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:31:36 : Running vlog_synth_rpr.xit
MIG: 05:31:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:31:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:31:36 : ################# RUNNING MIG BATCH ###################
MIG: 05:31:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:31:36 : synp_flow:  -- synthesis_mode: Other
MIG: 05:31:36 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:31:36 : vivado_mode: xpg_bd
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 1
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 : isPortInterface: 0
MIG: 05:31:36 :  locked false  
MIG: 05:31:36 : HDL Language: Verilog
MIG: 05:31:36 : compInfo: false
MIG: 05:31:36 : Vivado Options xc7a200t sbg484 -1
MIG: 05:31:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:31:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:31:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:31:36 : I am in catch area
MIG: 05:31:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:31:41 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:31:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:31:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:31:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:31:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:31:41 : Running simulation.xit
MIG: 05:31:41 : ################# RUNNING MIG BATCH ###################
MIG: 05:31:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:31:41 : synp_flow:  -- synthesis_mode: Other
MIG: 05:31:41 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:31:41 : vivado_mode: xpg_bd
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 1
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 : isPortInterface: 0
MIG: 05:31:41 :  locked false  
MIG: 05:31:41 : HDL Language: Verilog
MIG: 05:31:41 : compInfo: false
MIG: 05:31:41 : Vivado Options xc7a200t sbg484 -1
MIG: 05:31:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:31:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:31:41 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:31:41 : I am in catch area
MIG: 05:31:41 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:31:46 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:31:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:31:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:31:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:31:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:31:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:31:46 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:31:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:31:46 : ################# RUNNING MIG BATCH ###################
MIG: 05:31:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:31:46 : synp_flow:  -- synthesis_mode: Other
MIG: 05:31:46 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:31:46 : vivado_mode: xpg_bd
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 1
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 : isPortInterface: 0
MIG: 05:31:46 :  locked false  
MIG: 05:31:46 : HDL Language: Verilog
MIG: 05:31:46 : compInfo: false
MIG: 05:31:46 : Vivado Options xc7a200t sbg484 -1
MIG: 05:31:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:31:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:31:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:31:46 : I am in catch area
MIG: 05:31:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:31:50 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:31:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:31:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:31:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:31:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:31:51 : Running implementation.xit
MIG: 05:31:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:31:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:31:51 : ################# RUNNING MIG BATCH ###################
MIG: 05:31:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:31:51 : synp_flow:  -- synthesis_mode: Other
MIG: 05:31:51 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:31:51 : vivado_mode: xpg_bd
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 1
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 : isPortInterface: 0
MIG: 05:31:51 :  locked false  
MIG: 05:31:51 : HDL Language: Verilog
MIG: 05:31:51 : compInfo: false
MIG: 05:31:51 : Vivado Options xc7a200t sbg484 -1
MIG: 05:31:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:31:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:31:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:31:51 : I am in catch area
MIG: 05:31:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:31:55 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:31:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:31:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:31:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:31:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:47:09 : Running synthesis.xit
MIG: 05:47:09 : ################# RUNNING MIG BATCH ###################
MIG: 05:47:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:47:09 : synp_flow:  -- synthesis_mode: Other
MIG: 05:47:09 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:47:09 : vivado_mode: xpg_bd
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 1
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 : isPortInterface: 0
MIG: 05:47:09 :  locked false  
MIG: 05:47:09 : HDL Language: Verilog
MIG: 05:47:09 : compInfo: false
MIG: 05:47:09 : Vivado Options xc7a200t sbg484 -1
MIG: 05:47:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:47:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:47:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:47:09 : I am in catch area
MIG: 05:47:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:47:14 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:47:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:47:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:47:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:47:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:47:14 : Running vlog_synth_rpr.xit
MIG: 05:47:14 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:47:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:47:14 : ################# RUNNING MIG BATCH ###################
MIG: 05:47:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:47:14 : synp_flow:  -- synthesis_mode: Other
MIG: 05:47:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:47:14 : vivado_mode: xpg_bd
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 1
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 : isPortInterface: 0
MIG: 05:47:14 :  locked false  
MIG: 05:47:14 : HDL Language: Verilog
MIG: 05:47:14 : compInfo: false
MIG: 05:47:14 : Vivado Options xc7a200t sbg484 -1
MIG: 05:47:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:47:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:47:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:47:14 : I am in catch area
MIG: 05:47:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:47:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:47:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:47:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:47:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:47:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:47:18 : Running simulation.xit
MIG: 05:47:18 : ################# RUNNING MIG BATCH ###################
MIG: 05:47:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:47:18 : synp_flow:  -- synthesis_mode: Other
MIG: 05:47:18 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:47:18 : vivado_mode: xpg_bd
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:18 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 1
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 : isPortInterface: 0
MIG: 05:47:19 :  locked false  
MIG: 05:47:19 : HDL Language: Verilog
MIG: 05:47:19 : compInfo: false
MIG: 05:47:19 : Vivado Options xc7a200t sbg484 -1
MIG: 05:47:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:47:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:47:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:47:19 : I am in catch area
MIG: 05:47:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:47:23 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:47:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:47:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:47:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:47:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:47:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:47:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:47:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:47:23 : ################# RUNNING MIG BATCH ###################
MIG: 05:47:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:47:23 : synp_flow:  -- synthesis_mode: Other
MIG: 05:47:23 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:47:23 : vivado_mode: xpg_bd
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 1
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 : isPortInterface: 0
MIG: 05:47:23 :  locked false  
MIG: 05:47:23 : HDL Language: Verilog
MIG: 05:47:23 : compInfo: false
MIG: 05:47:23 : Vivado Options xc7a200t sbg484 -1
MIG: 05:47:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:47:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:47:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:47:23 : I am in catch area
MIG: 05:47:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:47:28 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:47:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:47:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:47:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:47:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:47:28 : Running implementation.xit
MIG: 05:47:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:47:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:47:28 : ################# RUNNING MIG BATCH ###################
MIG: 05:47:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:47:28 : synp_flow:  -- synthesis_mode: Other
MIG: 05:47:28 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:47:28 : vivado_mode: xpg_bd
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 1
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 : isPortInterface: 0
MIG: 05:47:28 :  locked false  
MIG: 05:47:28 : HDL Language: Verilog
MIG: 05:47:28 : compInfo: false
MIG: 05:47:28 : Vivado Options xc7a200t sbg484 -1
MIG: 05:47:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:47:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:47:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:47:28 : I am in catch area
MIG: 05:47:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:47:32 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:47:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:47:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:47:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:47:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 06:24:29 : Running synthesis.xit
MIG: 06:24:29 : ################# RUNNING MIG BATCH ###################
MIG: 06:24:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 06:24:29 : synp_flow:  -- synthesis_mode: Other
MIG: 06:24:29 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 06:24:29 : vivado_mode: xpg_bd
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 1
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 : isPortInterface: 0
MIG: 06:24:29 :  locked false  
MIG: 06:24:29 : HDL Language: Verilog
MIG: 06:24:29 : compInfo: false
MIG: 06:24:29 : Vivado Options xc7a200t sbg484 -1
MIG: 06:24:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:24:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 06:24:29 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:24:29 : I am in catch area
MIG: 06:24:29 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 06:24:33 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 06:24:33 : Component_Name: hdmi_mig_7series_0_0
MIG: 06:24:33 : Moving hdmi_mig_7series_0_0 ...
MIG: 06:24:33 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 06:24:33 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 06:24:34 : Running vlog_synth_rpr.xit
MIG: 06:24:34 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 06:24:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 06:24:34 : ################# RUNNING MIG BATCH ###################
MIG: 06:24:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 06:24:34 : synp_flow:  -- synthesis_mode: Other
MIG: 06:24:34 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 06:24:34 : vivado_mode: xpg_bd
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 1
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 : isPortInterface: 0
MIG: 06:24:34 :  locked false  
MIG: 06:24:34 : HDL Language: Verilog
MIG: 06:24:34 : compInfo: false
MIG: 06:24:34 : Vivado Options xc7a200t sbg484 -1
MIG: 06:24:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:24:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 06:24:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:24:34 : I am in catch area
MIG: 06:24:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 06:24:38 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 06:24:38 : Component_Name: hdmi_mig_7series_0_0
MIG: 06:24:38 : Moving hdmi_mig_7series_0_0 ...
MIG: 06:24:38 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 06:24:38 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 06:24:38 : Running simulation.xit
MIG: 06:24:38 : ################# RUNNING MIG BATCH ###################
MIG: 06:24:38 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 06:24:38 : synp_flow:  -- synthesis_mode: Other
MIG: 06:24:38 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 06:24:38 : vivado_mode: xpg_bd
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:38 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 1
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 : isPortInterface: 0
MIG: 06:24:39 :  locked false  
MIG: 06:24:39 : HDL Language: Verilog
MIG: 06:24:39 : compInfo: false
MIG: 06:24:39 : Vivado Options xc7a200t sbg484 -1
MIG: 06:24:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:24:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 06:24:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:24:39 : I am in catch area
MIG: 06:24:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 06:24:43 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 06:24:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 06:24:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 06:24:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 06:24:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 06:24:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 06:24:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 06:24:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 06:24:43 : ################# RUNNING MIG BATCH ###################
MIG: 06:24:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 06:24:43 : synp_flow:  -- synthesis_mode: Other
MIG: 06:24:43 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 06:24:43 : vivado_mode: xpg_bd
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 1
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 : isPortInterface: 0
MIG: 06:24:43 :  locked false  
MIG: 06:24:43 : HDL Language: Verilog
MIG: 06:24:43 : compInfo: false
MIG: 06:24:43 : Vivado Options xc7a200t sbg484 -1
MIG: 06:24:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:24:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 06:24:43 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:24:43 : I am in catch area
MIG: 06:24:43 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 06:24:48 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 06:24:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 06:24:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 06:24:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 06:24:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 06:24:48 : Running implementation.xit
MIG: 06:24:48 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 06:24:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 06:24:48 : ################# RUNNING MIG BATCH ###################
MIG: 06:24:48 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 06:24:48 : synp_flow:  -- synthesis_mode: Other
MIG: 06:24:48 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 06:24:48 : vivado_mode: xpg_bd
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 1
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 : isPortInterface: 0
MIG: 06:24:48 :  locked false  
MIG: 06:24:48 : HDL Language: Verilog
MIG: 06:24:48 : compInfo: false
MIG: 06:24:48 : Vivado Options xc7a200t sbg484 -1
MIG: 06:24:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:24:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 06:24:48 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:24:48 : I am in catch area
MIG: 06:24:48 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 06:24:52 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 06:24:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 06:24:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 06:24:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 06:24:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:07:57 : Running synthesis.xit
MIG: 07:07:57 : ################# RUNNING MIG BATCH ###################
MIG: 07:07:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:07:57 : synp_flow:  -- synthesis_mode: Other
MIG: 07:07:57 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:07:57 : vivado_mode: xpg_bd
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 1
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 : isPortInterface: 0
MIG: 07:07:57 :  locked false  
MIG: 07:07:57 : HDL Language: Verilog
MIG: 07:07:57 : compInfo: false
MIG: 07:07:57 : Vivado Options xc7a200t sbg484 -1
MIG: 07:07:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:07:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:07:57 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:07:57 : I am in catch area
MIG: 07:07:57 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:08:02 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:08:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:08:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:08:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:08:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:08:02 : Running vlog_synth_rpr.xit
MIG: 07:08:02 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:08:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:08:02 : ################# RUNNING MIG BATCH ###################
MIG: 07:08:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:08:02 : synp_flow:  -- synthesis_mode: Other
MIG: 07:08:02 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:08:02 : vivado_mode: xpg_bd
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 1
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 : isPortInterface: 0
MIG: 07:08:02 :  locked false  
MIG: 07:08:02 : HDL Language: Verilog
MIG: 07:08:02 : compInfo: false
MIG: 07:08:02 : Vivado Options xc7a200t sbg484 -1
MIG: 07:08:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:08:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:08:02 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:08:02 : I am in catch area
MIG: 07:08:02 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:08:06 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:08:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:08:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:08:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:08:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:08:06 : Running implementation.xit
MIG: 07:08:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:08:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:08:06 : ################# RUNNING MIG BATCH ###################
MIG: 07:08:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:08:06 : synp_flow:  -- synthesis_mode: Other
MIG: 07:08:06 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:08:06 : vivado_mode: xpg_bd
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:06 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 1
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 : isPortInterface: 0
MIG: 07:08:07 :  locked false  
MIG: 07:08:07 : HDL Language: Verilog
MIG: 07:08:07 : compInfo: false
MIG: 07:08:07 : Vivado Options xc7a200t sbg484 -1
MIG: 07:08:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:08:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:08:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:08:07 : I am in catch area
MIG: 07:08:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:08:11 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:08:11 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:08:11 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:08:11 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:08:11 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:10:30 : Running simulation.xit
MIG: 07:10:30 : ################# RUNNING MIG BATCH ###################
MIG: 07:10:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:10:30 : synp_flow:  -- synthesis_mode: Other
MIG: 07:10:30 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:10:30 : vivado_mode: xpg_bd
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 1
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 : isPortInterface: 0
MIG: 07:10:30 :  locked false  
MIG: 07:10:30 : HDL Language: Verilog
MIG: 07:10:30 : compInfo: false
MIG: 07:10:30 : Vivado Options xc7a200t sbg484 -1
MIG: 07:10:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:10:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:10:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:10:30 : I am in catch area
MIG: 07:10:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:10:35 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:10:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:10:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:10:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:10:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:10:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 07:10:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:10:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:10:35 : ################# RUNNING MIG BATCH ###################
MIG: 07:10:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:10:35 : synp_flow:  -- synthesis_mode: Other
MIG: 07:10:35 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:10:35 : vivado_mode: xpg_bd
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 1
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 : isPortInterface: 0
MIG: 07:10:35 :  locked false  
MIG: 07:10:35 : HDL Language: Verilog
MIG: 07:10:35 : compInfo: false
MIG: 07:10:35 : Vivado Options xc7a200t sbg484 -1
MIG: 07:10:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:10:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:10:35 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:10:35 : I am in catch area
MIG: 07:10:35 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:10:39 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:10:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:10:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:10:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:10:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:51:13 : Running synthesis.xit
MIG: 07:51:13 : ################# RUNNING MIG BATCH ###################
MIG: 07:51:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:51:13 : synp_flow:  -- synthesis_mode: Other
MIG: 07:51:13 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:51:13 : vivado_mode: xpg_bd
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 1
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 : isPortInterface: 0
MIG: 07:51:13 :  locked false  
MIG: 07:51:13 : HDL Language: Verilog
MIG: 07:51:13 : compInfo: false
MIG: 07:51:13 : Vivado Options xc7a200t sbg484 -1
MIG: 07:51:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:51:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:51:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:51:13 : I am in catch area
MIG: 07:51:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:51:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:51:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:51:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:51:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:51:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:51:18 : Running vlog_synth_rpr.xit
MIG: 07:51:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:51:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:51:18 : ################# RUNNING MIG BATCH ###################
MIG: 07:51:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:51:18 : synp_flow:  -- synthesis_mode: Other
MIG: 07:51:18 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:51:18 : vivado_mode: xpg_bd
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 1
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 : isPortInterface: 0
MIG: 07:51:18 :  locked false  
MIG: 07:51:18 : HDL Language: Verilog
MIG: 07:51:18 : compInfo: false
MIG: 07:51:18 : Vivado Options xc7a200t sbg484 -1
MIG: 07:51:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:51:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:51:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:51:18 : I am in catch area
MIG: 07:51:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:51:22 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:51:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:51:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:51:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:51:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:51:23 : Running simulation.xit
MIG: 07:51:23 : ################# RUNNING MIG BATCH ###################
MIG: 07:51:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:51:23 : synp_flow:  -- synthesis_mode: Other
MIG: 07:51:23 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:51:23 : vivado_mode: xpg_bd
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 1
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 : isPortInterface: 0
MIG: 07:51:23 :  locked false  
MIG: 07:51:23 : HDL Language: Verilog
MIG: 07:51:23 : compInfo: false
MIG: 07:51:23 : Vivado Options xc7a200t sbg484 -1
MIG: 07:51:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:51:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:51:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:51:23 : I am in catch area
MIG: 07:51:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:51:27 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:51:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:51:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:51:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:51:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:51:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 07:51:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:51:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:51:28 : ################# RUNNING MIG BATCH ###################
MIG: 07:51:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:51:28 : synp_flow:  -- synthesis_mode: Other
MIG: 07:51:28 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:51:28 : vivado_mode: xpg_bd
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 1
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 : isPortInterface: 0
MIG: 07:51:28 :  locked false  
MIG: 07:51:28 : HDL Language: Verilog
MIG: 07:51:28 : compInfo: false
MIG: 07:51:28 : Vivado Options xc7a200t sbg484 -1
MIG: 07:51:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:51:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:51:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:51:28 : I am in catch area
MIG: 07:51:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:51:32 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:51:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:51:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:51:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:51:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 07:51:32 : Running implementation.xit
MIG: 07:51:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 07:51:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 07:51:32 : ################# RUNNING MIG BATCH ###################
MIG: 07:51:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 07:51:32 : synp_flow:  -- synthesis_mode: Other
MIG: 07:51:32 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 07:51:32 : vivado_mode: xpg_bd
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 1
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 : isPortInterface: 0
MIG: 07:51:32 :  locked false  
MIG: 07:51:32 : HDL Language: Verilog
MIG: 07:51:32 : compInfo: false
MIG: 07:51:32 : Vivado Options xc7a200t sbg484 -1
MIG: 07:51:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 07:51:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 07:51:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 07:51:32 : I am in catch area
MIG: 07:51:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 07:51:37 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 07:51:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 07:51:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 07:51:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 07:51:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:14:12 : Running synthesis.xit
MIG: 08:14:12 : ################# RUNNING MIG BATCH ###################
MIG: 08:14:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:14:12 : synp_flow:  -- synthesis_mode: Other
MIG: 08:14:12 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:14:12 : vivado_mode: xpg_bd
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 1
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 : isPortInterface: 0
MIG: 08:14:12 :  locked false  
MIG: 08:14:12 : HDL Language: Verilog
MIG: 08:14:12 : compInfo: false
MIG: 08:14:12 : Vivado Options xc7a200t sbg484 -1
MIG: 08:14:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:14:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:14:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:14:12 : I am in catch area
MIG: 08:14:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:14:16 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:14:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:14:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:14:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:14:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:14:16 : Running vlog_synth_rpr.xit
MIG: 08:14:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:14:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:14:16 : ################# RUNNING MIG BATCH ###################
MIG: 08:14:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:14:16 : synp_flow:  -- synthesis_mode: Other
MIG: 08:14:16 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:14:16 : vivado_mode: xpg_bd
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 1
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 : isPortInterface: 0
MIG: 08:14:16 :  locked false  
MIG: 08:14:16 : HDL Language: Verilog
MIG: 08:14:16 : compInfo: false
MIG: 08:14:16 : Vivado Options xc7a200t sbg484 -1
MIG: 08:14:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:14:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:14:16 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:14:16 : I am in catch area
MIG: 08:14:16 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:14:21 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:14:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:14:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:14:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:14:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:14:21 : Running simulation.xit
MIG: 08:14:21 : ################# RUNNING MIG BATCH ###################
MIG: 08:14:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:14:21 : synp_flow:  -- synthesis_mode: Other
MIG: 08:14:21 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:14:21 : vivado_mode: xpg_bd
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 1
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 : isPortInterface: 0
MIG: 08:14:21 :  locked false  
MIG: 08:14:21 : HDL Language: Verilog
MIG: 08:14:21 : compInfo: false
MIG: 08:14:21 : Vivado Options xc7a200t sbg484 -1
MIG: 08:14:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:14:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:14:21 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:14:21 : I am in catch area
MIG: 08:14:21 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:14:25 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:14:25 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:14:25 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:14:25 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:14:25 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:14:26 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:14:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:14:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:14:26 : ################# RUNNING MIG BATCH ###################
MIG: 08:14:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:14:26 : synp_flow:  -- synthesis_mode: Other
MIG: 08:14:26 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:14:26 : vivado_mode: xpg_bd
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 1
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 : isPortInterface: 0
MIG: 08:14:26 :  locked false  
MIG: 08:14:26 : HDL Language: Verilog
MIG: 08:14:26 : compInfo: false
MIG: 08:14:26 : Vivado Options xc7a200t sbg484 -1
MIG: 08:14:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:14:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:14:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:14:26 : I am in catch area
MIG: 08:14:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:14:30 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:14:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:14:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:14:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:14:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:14:30 : Running implementation.xit
MIG: 08:14:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:14:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:14:30 : ################# RUNNING MIG BATCH ###################
MIG: 08:14:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:14:30 : synp_flow:  -- synthesis_mode: Other
MIG: 08:14:30 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:14:30 : vivado_mode: xpg_bd
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 1
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 : isPortInterface: 0
MIG: 08:14:30 :  locked false  
MIG: 08:14:30 : HDL Language: Verilog
MIG: 08:14:30 : compInfo: false
MIG: 08:14:30 : Vivado Options xc7a200t sbg484 -1
MIG: 08:14:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:14:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:14:30 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:14:30 : I am in catch area
MIG: 08:14:30 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:14:35 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:14:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:14:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:14:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:14:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:17:25 : Running synthesis.xit
MIG: 08:17:25 : ################# RUNNING MIG BATCH ###################
MIG: 08:17:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:17:25 : synp_flow:  -- synthesis_mode: Other
MIG: 08:17:25 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:17:25 : vivado_mode: xpg_bd
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 1
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 : isPortInterface: 0
MIG: 08:17:25 :  locked false  
MIG: 08:17:25 : HDL Language: Verilog
MIG: 08:17:25 : compInfo: false
MIG: 08:17:25 : Vivado Options xc7a200t sbg484 -1
MIG: 08:17:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:17:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:17:25 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:17:25 : I am in catch area
MIG: 08:17:25 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:17:29 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:17:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:17:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:17:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:17:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:17:29 : Running vlog_synth_rpr.xit
MIG: 08:17:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:17:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:17:29 : ################# RUNNING MIG BATCH ###################
MIG: 08:17:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:17:29 : synp_flow:  -- synthesis_mode: Other
MIG: 08:17:29 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:17:29 : vivado_mode: xpg_bd
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 1
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 : isPortInterface: 0
MIG: 08:17:29 :  locked false  
MIG: 08:17:29 : HDL Language: Verilog
MIG: 08:17:29 : compInfo: false
MIG: 08:17:29 : Vivado Options xc7a200t sbg484 -1
MIG: 08:17:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:17:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:17:29 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:17:29 : I am in catch area
MIG: 08:17:29 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:17:34 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:17:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:17:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:17:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:17:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:17:34 : Running simulation.xit
MIG: 08:17:34 : ################# RUNNING MIG BATCH ###################
MIG: 08:17:34 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:17:34 : synp_flow:  -- synthesis_mode: Other
MIG: 08:17:34 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:17:34 : vivado_mode: xpg_bd
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 1
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 : isPortInterface: 0
MIG: 08:17:34 :  locked false  
MIG: 08:17:34 : HDL Language: Verilog
MIG: 08:17:34 : compInfo: false
MIG: 08:17:34 : Vivado Options xc7a200t sbg484 -1
MIG: 08:17:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:17:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:17:34 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:17:34 : I am in catch area
MIG: 08:17:34 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:17:39 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:17:39 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:17:39 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:17:39 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:17:39 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:17:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:17:39 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:17:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:17:39 : ################# RUNNING MIG BATCH ###################
MIG: 08:17:39 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:17:39 : synp_flow:  -- synthesis_mode: Other
MIG: 08:17:39 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:17:39 : vivado_mode: xpg_bd
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 1
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 : isPortInterface: 0
MIG: 08:17:39 :  locked false  
MIG: 08:17:39 : HDL Language: Verilog
MIG: 08:17:39 : compInfo: false
MIG: 08:17:39 : Vivado Options xc7a200t sbg484 -1
MIG: 08:17:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:17:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:17:39 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:17:39 : I am in catch area
MIG: 08:17:39 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:17:43 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:17:43 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:17:43 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:17:43 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:17:43 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:17:43 : Running implementation.xit
MIG: 08:17:43 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:17:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:17:43 : ################# RUNNING MIG BATCH ###################
MIG: 08:17:43 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:17:43 : synp_flow:  -- synthesis_mode: Other
MIG: 08:17:43 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:17:43 : vivado_mode: xpg_bd
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:43 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 1
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 : isPortInterface: 0
MIG: 08:17:44 :  locked false  
MIG: 08:17:44 : HDL Language: Verilog
MIG: 08:17:44 : compInfo: false
MIG: 08:17:44 : Vivado Options xc7a200t sbg484 -1
MIG: 08:17:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:17:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:17:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:17:44 : I am in catch area
MIG: 08:17:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:17:48 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:17:48 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:17:48 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:17:48 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:17:48 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:27:05 : Running synthesis.xit
MIG: 08:27:05 : ################# RUNNING MIG BATCH ###################
MIG: 08:27:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:27:05 : synp_flow:  -- synthesis_mode: Other
MIG: 08:27:05 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:27:05 : vivado_mode: xpg_bd
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 1
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 : isPortInterface: 0
MIG: 08:27:05 :  locked false  
MIG: 08:27:05 : HDL Language: Verilog
MIG: 08:27:05 : compInfo: false
MIG: 08:27:05 : Vivado Options xc7a200t sbg484 -1
MIG: 08:27:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:27:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:27:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:27:05 : I am in catch area
MIG: 08:27:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:27:09 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:27:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:27:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:27:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:27:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:27:10 : Running vlog_synth_rpr.xit
MIG: 08:27:10 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:27:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:27:10 : ################# RUNNING MIG BATCH ###################
MIG: 08:27:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:27:10 : synp_flow:  -- synthesis_mode: Other
MIG: 08:27:10 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:27:10 : vivado_mode: xpg_bd
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 1
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 : isPortInterface: 0
MIG: 08:27:10 :  locked false  
MIG: 08:27:10 : HDL Language: Verilog
MIG: 08:27:10 : compInfo: false
MIG: 08:27:10 : Vivado Options xc7a200t sbg484 -1
MIG: 08:27:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:27:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:27:10 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:27:10 : I am in catch area
MIG: 08:27:10 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:27:14 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:27:14 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:27:14 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:27:14 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:27:14 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:27:14 : Running simulation.xit
MIG: 08:27:14 : ################# RUNNING MIG BATCH ###################
MIG: 08:27:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:27:14 : synp_flow:  -- synthesis_mode: Other
MIG: 08:27:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:27:14 : vivado_mode: xpg_bd
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 1
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 : isPortInterface: 0
MIG: 08:27:14 :  locked false  
MIG: 08:27:14 : HDL Language: Verilog
MIG: 08:27:14 : compInfo: false
MIG: 08:27:14 : Vivado Options xc7a200t sbg484 -1
MIG: 08:27:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:27:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:27:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:27:14 : I am in catch area
MIG: 08:27:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:27:19 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:27:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:27:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:27:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:27:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:27:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:27:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:27:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:27:19 : ################# RUNNING MIG BATCH ###################
MIG: 08:27:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:27:19 : synp_flow:  -- synthesis_mode: Other
MIG: 08:27:19 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:27:19 : vivado_mode: xpg_bd
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 1
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 : isPortInterface: 0
MIG: 08:27:19 :  locked false  
MIG: 08:27:19 : HDL Language: Verilog
MIG: 08:27:19 : compInfo: false
MIG: 08:27:19 : Vivado Options xc7a200t sbg484 -1
MIG: 08:27:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:27:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:27:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:27:19 : I am in catch area
MIG: 08:27:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:27:23 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:27:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:27:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:27:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:27:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:27:24 : Running implementation.xit
MIG: 08:27:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:27:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:27:24 : ################# RUNNING MIG BATCH ###################
MIG: 08:27:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:27:24 : synp_flow:  -- synthesis_mode: Other
MIG: 08:27:24 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:27:24 : vivado_mode: xpg_bd
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 1
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 : isPortInterface: 0
MIG: 08:27:24 :  locked false  
MIG: 08:27:24 : HDL Language: Verilog
MIG: 08:27:24 : compInfo: false
MIG: 08:27:24 : Vivado Options xc7a200t sbg484 -1
MIG: 08:27:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:27:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:27:24 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:27:24 : I am in catch area
MIG: 08:27:24 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:27:28 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:27:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:27:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:27:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:27:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:34:28 : Running synthesis.xit
MIG: 08:34:28 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:34:28 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:28 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:34:28 : vivado_mode: xpg_bd
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 1
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 : isPortInterface: 0
MIG: 08:34:28 :  locked false  
MIG: 08:34:28 : HDL Language: Verilog
MIG: 08:34:28 : compInfo: false
MIG: 08:34:28 : Vivado Options xc7a200t sbg484 -1
MIG: 08:34:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:34:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:34:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:34:28 : I am in catch area
MIG: 08:34:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:34:32 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:34:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:34:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:34:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:34:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:34:33 : Running vlog_synth_rpr.xit
MIG: 08:34:33 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:34:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:34:33 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:33 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:34:33 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:33 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:34:33 : vivado_mode: xpg_bd
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 1
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 : isPortInterface: 0
MIG: 08:34:33 :  locked false  
MIG: 08:34:33 : HDL Language: Verilog
MIG: 08:34:33 : compInfo: false
MIG: 08:34:33 : Vivado Options xc7a200t sbg484 -1
MIG: 08:34:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:34:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:34:33 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:34:33 : I am in catch area
MIG: 08:34:33 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:34:37 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:34:37 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:34:37 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:34:37 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:34:37 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:34:37 : Running simulation.xit
MIG: 08:34:37 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:37 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:34:37 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:37 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:34:37 : vivado_mode: xpg_bd
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 1
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 : isPortInterface: 0
MIG: 08:34:37 :  locked false  
MIG: 08:34:37 : HDL Language: Verilog
MIG: 08:34:37 : compInfo: false
MIG: 08:34:37 : Vivado Options xc7a200t sbg484 -1
MIG: 08:34:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:34:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:34:37 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:34:37 : I am in catch area
MIG: 08:34:37 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:34:42 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:34:42 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:34:42 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:34:42 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:34:42 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:34:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:34:42 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:34:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:34:42 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:42 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:34:42 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:42 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:34:42 : vivado_mode: xpg_bd
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 1
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 : isPortInterface: 0
MIG: 08:34:42 :  locked false  
MIG: 08:34:42 : HDL Language: Verilog
MIG: 08:34:42 : compInfo: false
MIG: 08:34:42 : Vivado Options xc7a200t sbg484 -1
MIG: 08:34:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:34:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:34:42 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:34:42 : I am in catch area
MIG: 08:34:42 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:34:47 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:34:47 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:34:47 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:34:47 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:34:47 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:34:47 : Running implementation.xit
MIG: 08:34:47 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:34:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:34:47 : ################# RUNNING MIG BATCH ###################
MIG: 08:34:47 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:34:47 : synp_flow:  -- synthesis_mode: Other
MIG: 08:34:47 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:34:47 : vivado_mode: xpg_bd
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 1
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 : isPortInterface: 0
MIG: 08:34:47 :  locked false  
MIG: 08:34:47 : HDL Language: Verilog
MIG: 08:34:47 : compInfo: false
MIG: 08:34:47 : Vivado Options xc7a200t sbg484 -1
MIG: 08:34:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:34:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:34:47 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:34:47 : I am in catch area
MIG: 08:34:47 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:34:51 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:34:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:34:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:34:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:34:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:42:07 : Running synthesis.xit
MIG: 08:42:07 : ################# RUNNING MIG BATCH ###################
MIG: 08:42:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:42:07 : synp_flow:  -- synthesis_mode: Other
MIG: 08:42:07 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:42:07 : vivado_mode: xpg_bd
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 1
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 : isPortInterface: 0
MIG: 08:42:07 :  locked false  
MIG: 08:42:07 : HDL Language: Verilog
MIG: 08:42:07 : compInfo: false
MIG: 08:42:07 : Vivado Options xc7a200t sbg484 -1
MIG: 08:42:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:42:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:42:07 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:42:07 : I am in catch area
MIG: 08:42:07 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:42:12 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:42:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:42:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:42:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:42:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:42:12 : Running vlog_synth_rpr.xit
MIG: 08:42:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:42:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:42:12 : ################# RUNNING MIG BATCH ###################
MIG: 08:42:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:42:12 : synp_flow:  -- synthesis_mode: Other
MIG: 08:42:12 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:42:12 : vivado_mode: xpg_bd
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 1
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 : isPortInterface: 0
MIG: 08:42:12 :  locked false  
MIG: 08:42:12 : HDL Language: Verilog
MIG: 08:42:12 : compInfo: false
MIG: 08:42:12 : Vivado Options xc7a200t sbg484 -1
MIG: 08:42:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:42:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:42:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:42:12 : I am in catch area
MIG: 08:42:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:42:17 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:42:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:42:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:42:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:42:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:42:17 : Running simulation.xit
MIG: 08:42:17 : ################# RUNNING MIG BATCH ###################
MIG: 08:42:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:42:17 : synp_flow:  -- synthesis_mode: Other
MIG: 08:42:17 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:42:17 : vivado_mode: xpg_bd
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 1
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 : isPortInterface: 0
MIG: 08:42:17 :  locked false  
MIG: 08:42:17 : HDL Language: Verilog
MIG: 08:42:17 : compInfo: false
MIG: 08:42:17 : Vivado Options xc7a200t sbg484 -1
MIG: 08:42:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:42:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:42:17 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:42:17 : I am in catch area
MIG: 08:42:17 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:42:21 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:42:21 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:42:21 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:42:21 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:42:21 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:42:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:42:21 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:42:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:42:21 : ################# RUNNING MIG BATCH ###################
MIG: 08:42:21 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:42:21 : synp_flow:  -- synthesis_mode: Other
MIG: 08:42:21 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:42:21 : vivado_mode: xpg_bd
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 1
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:21 : isPortInterface: 0
MIG: 08:42:22 :  locked false  
MIG: 08:42:22 : HDL Language: Verilog
MIG: 08:42:22 : compInfo: false
MIG: 08:42:22 : Vivado Options xc7a200t sbg484 -1
MIG: 08:42:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:42:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:42:22 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:42:22 : I am in catch area
MIG: 08:42:22 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:42:26 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:42:26 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:42:26 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:42:26 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:42:26 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:42:26 : Running implementation.xit
MIG: 08:42:26 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:42:26 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:42:26 : ################# RUNNING MIG BATCH ###################
MIG: 08:42:26 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:42:26 : synp_flow:  -- synthesis_mode: Other
MIG: 08:42:26 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:42:26 : vivado_mode: xpg_bd
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 1
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 : isPortInterface: 0
MIG: 08:42:26 :  locked false  
MIG: 08:42:26 : HDL Language: Verilog
MIG: 08:42:26 : compInfo: false
MIG: 08:42:26 : Vivado Options xc7a200t sbg484 -1
MIG: 08:42:26 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:42:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:42:26 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:42:26 : I am in catch area
MIG: 08:42:26 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:42:30 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:42:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:42:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:42:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:42:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:47:46 : Running synthesis.xit
MIG: 08:47:46 : ################# RUNNING MIG BATCH ###################
MIG: 08:47:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:47:46 : synp_flow:  -- synthesis_mode: Other
MIG: 08:47:46 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:47:46 : vivado_mode: xpg_bd
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 1
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 : isPortInterface: 0
MIG: 08:47:46 :  locked false  
MIG: 08:47:46 : HDL Language: Verilog
MIG: 08:47:46 : compInfo: false
MIG: 08:47:46 : Vivado Options xc7a200t sbg484 -1
MIG: 08:47:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:47:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:47:46 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:47:46 : I am in catch area
MIG: 08:47:46 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:47:50 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:47:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:47:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:47:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:47:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:47:50 : Running vlog_synth_rpr.xit
MIG: 08:47:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:47:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:47:51 : ################# RUNNING MIG BATCH ###################
MIG: 08:47:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:47:51 : synp_flow:  -- synthesis_mode: Other
MIG: 08:47:51 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:47:51 : vivado_mode: xpg_bd
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 1
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 : isPortInterface: 0
MIG: 08:47:51 :  locked false  
MIG: 08:47:51 : HDL Language: Verilog
MIG: 08:47:51 : compInfo: false
MIG: 08:47:51 : Vivado Options xc7a200t sbg484 -1
MIG: 08:47:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:47:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:47:51 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:47:51 : I am in catch area
MIG: 08:47:51 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:47:55 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:47:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:47:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:47:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:47:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:47:55 : Running simulation.xit
MIG: 08:47:55 : ################# RUNNING MIG BATCH ###################
MIG: 08:47:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:47:55 : synp_flow:  -- synthesis_mode: Other
MIG: 08:47:55 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:47:55 : vivado_mode: xpg_bd
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 1
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 : isPortInterface: 0
MIG: 08:47:55 :  locked false  
MIG: 08:47:55 : HDL Language: Verilog
MIG: 08:47:55 : compInfo: false
MIG: 08:47:55 : Vivado Options xc7a200t sbg484 -1
MIG: 08:47:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:47:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:47:55 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:47:55 : I am in catch area
MIG: 08:47:55 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:48:00 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:48:00 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:48:00 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:48:00 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:48:00 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:48:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:48:00 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:48:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:48:00 : ################# RUNNING MIG BATCH ###################
MIG: 08:48:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:48:00 : synp_flow:  -- synthesis_mode: Other
MIG: 08:48:00 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:48:00 : vivado_mode: xpg_bd
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 1
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 : isPortInterface: 0
MIG: 08:48:00 :  locked false  
MIG: 08:48:00 : HDL Language: Verilog
MIG: 08:48:00 : compInfo: false
MIG: 08:48:00 : Vivado Options xc7a200t sbg484 -1
MIG: 08:48:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:48:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:48:00 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:48:00 : I am in catch area
MIG: 08:48:00 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:48:04 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:48:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:48:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:48:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:48:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 08:48:05 : Running implementation.xit
MIG: 08:48:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 08:48:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 08:48:05 : ################# RUNNING MIG BATCH ###################
MIG: 08:48:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 08:48:05 : synp_flow:  -- synthesis_mode: Other
MIG: 08:48:05 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 08:48:05 : vivado_mode: xpg_bd
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 1
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 : isPortInterface: 0
MIG: 08:48:05 :  locked false  
MIG: 08:48:05 : HDL Language: Verilog
MIG: 08:48:05 : compInfo: false
MIG: 08:48:05 : Vivado Options xc7a200t sbg484 -1
MIG: 08:48:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:48:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 08:48:05 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 08:48:05 : I am in catch area
MIG: 08:48:05 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 08:48:09 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 08:48:09 : Component_Name: hdmi_mig_7series_0_0
MIG: 08:48:09 : Moving hdmi_mig_7series_0_0 ...
MIG: 08:48:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 08:48:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:45 : Running synthesis.xit
MIG: 09:04:45 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:04:45 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:45 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:04:45 : vivado_mode: xpg_bd
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 1
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 : isPortInterface: 0
MIG: 09:04:45 :  locked false  
MIG: 09:04:45 : HDL Language: Verilog
MIG: 09:04:45 : compInfo: false
MIG: 09:04:45 : Vivado Options xc7a200t sbg484 -1
MIG: 09:04:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:04:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:04:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:04:45 : I am in catch area
MIG: 09:04:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:50 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:04:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:04:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:04:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:04:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:50 : Running vlog_synth_rpr.xit
MIG: 09:04:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:04:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:04:50 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:04:50 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:50 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:04:50 : vivado_mode: xpg_bd
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 1
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 : isPortInterface: 0
MIG: 09:04:50 :  locked false  
MIG: 09:04:50 : HDL Language: Verilog
MIG: 09:04:50 : compInfo: false
MIG: 09:04:50 : Vivado Options xc7a200t sbg484 -1
MIG: 09:04:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:04:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:04:50 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:04:50 : I am in catch area
MIG: 09:04:50 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:54 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:04:54 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:04:54 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:04:54 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:04:54 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:55 : Running simulation.xit
MIG: 09:04:55 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:04:55 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:55 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:04:55 : vivado_mode: xpg_bd
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 1
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 : isPortInterface: 0
MIG: 09:04:55 :  locked false  
MIG: 09:04:55 : HDL Language: Verilog
MIG: 09:04:55 : compInfo: false
MIG: 09:04:55 : Vivado Options xc7a200t sbg484 -1
MIG: 09:04:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:04:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:04:55 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:04:55 : I am in catch area
MIG: 09:04:55 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:59 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:04:59 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:04:59 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:04:59 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:04:59 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:04:59 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:04:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:04:59 : ################# RUNNING MIG BATCH ###################
MIG: 09:04:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:04:59 : synp_flow:  -- synthesis_mode: Other
MIG: 09:04:59 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:04:59 : vivado_mode: xpg_bd
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 1
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 : isPortInterface: 0
MIG: 09:04:59 :  locked false  
MIG: 09:04:59 : HDL Language: Verilog
MIG: 09:04:59 : compInfo: false
MIG: 09:04:59 : Vivado Options xc7a200t sbg484 -1
MIG: 09:04:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:04:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:04:59 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:04:59 : I am in catch area
MIG: 09:04:59 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:05:04 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:05:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:05:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:05:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:05:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 09:05:04 : Running implementation.xit
MIG: 09:05:04 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 09:05:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 09:05:04 : ################# RUNNING MIG BATCH ###################
MIG: 09:05:04 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 09:05:04 : synp_flow:  -- synthesis_mode: Other
MIG: 09:05:04 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 09:05:04 : vivado_mode: xpg_bd
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 1
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 : isPortInterface: 0
MIG: 09:05:04 :  locked false  
MIG: 09:05:04 : HDL Language: Verilog
MIG: 09:05:04 : compInfo: false
MIG: 09:05:04 : Vivado Options xc7a200t sbg484 -1
MIG: 09:05:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:05:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 09:05:04 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 09:05:04 : I am in catch area
MIG: 09:05:04 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 09:05:08 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 09:05:08 : Component_Name: hdmi_mig_7series_0_0
MIG: 09:05:08 : Moving hdmi_mig_7series_0_0 ...
MIG: 09:05:09 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 09:05:09 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:46:41 : xml_input_file: mig_b.prj
MIG: 04:46:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:46:41 : xml_input_file: mig_b.prj
MIG: 04:46:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:46:41 : xml_input_file: mig_b.prj
MIG: 04:46:41 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:46:41 : In updateAllModelParams
MIG: 04:46:41 : XGUI hdlLanguage: Verilog
MIG: 04:46:41 : xgui vivado_mode: xpg_bd
MIG: 04:46:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 04:46:41 : Reading C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/rtl/hdmi_mig_7series_0_0_mig.v ...
MIG: 04:46:42 : 
MIG: 04:46:42 : Inside fn mem: DDR3
MIG: 04:46:42 : detect_uiclk: 100000000
MIG: 04:46:42 : cntrl:  memtype: DDR3
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 :  polarity_value: 1
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 : cntrl:  memtype: DDR3
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 5.000
MIG: 04:46:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 160000000
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 4
MIG: 04:46:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 200000000
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 04:46:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 04:46:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 04:46:42 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 04:46:42 : possibleMaxVcoVal:: 800 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 04:46:42 : 
MIG: 04:46:42 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 04:46:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 04:46:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: ECC ==> OFF
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 04:46:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 04:46:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 04:46:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 04:46:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 04:46:42 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 04:46:42 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 04:46:42 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 04:46:42 :  Invalid Param: DDR3_AL ==> "0"
MIG: 04:46:42 :  Invalid Param: DDR3_nAL ==> 0
MIG: 04:46:42 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 04:46:42 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 04:46:42 :  Invalid Param: DDR3_CL ==> 6
MIG: 04:46:42 :  Invalid Param: DDR3_CWL ==> 5
MIG: 04:46:42 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 04:46:42 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 04:46:42 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 04:46:42 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 04:46:42 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 04:46:42 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 04:46:42 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 04:46:42 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 04:46:42 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 04:46:42 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 5.000
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 4
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 04:46:42 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 04:46:42 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 04:46:42 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 04:46:42 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 04:46:42 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 04:46:42 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 04:46:42 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 04:46:42 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 04:46:42 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 04:46:42 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 04:46:42 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 04:46:42 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 04:46:42 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 04:46:42 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 04:46:42 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 04:46:42 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 04:46:42 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 04:46:42 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 04:46:42 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 04:46:42 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 04:46:42 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 04:46:42 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 04:46:42 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 04:46:42 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 04:46:42 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 04:46:42 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 04:46:42 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 04:46:42 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 04:46:42 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 04:46:42 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 04:46:42 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 04:46:42 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 04:46:42 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 04:46:42 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 04:46:42 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 04:46:42 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 04:46:42 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 04:46:42 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 04:46:42 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 04:46:42 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 04:46:42 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 04:46:42 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "HDMI_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 04:46:42 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 04:46:42 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 04:46:42 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 04:46:42 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 04:46:42 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 04:46:42 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 04:46:42 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 04:46:42 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 04:46:42 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 04:46:42 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 04:46:42 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 04:46:42 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 04:46:42 : 4
MIG: 04:46:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 04:46:42 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 04:46:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 04:46:42 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 04:46:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 04:46:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 04:46:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 04:46:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 04:46:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 04:46:42 : 
MIG: 04:46:42 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 04:46:42 : 
MIG: 04:46:42 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 04:46:42 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 04:46:42 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 : 
MIG: 04:46:42 : Same Interface
MIG: 04:46:42 : xml_input_file: mig_b.prj
MIG: 04:46:42 : Absolute path of xml_input_file: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:12 : Running synthesis.xit
MIG: 04:47:12 : ################# RUNNING MIG BATCH ###################
MIG: 04:47:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:47:12 : synp_flow:  -- synthesis_mode: Other
MIG: 04:47:12 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:47:12 : vivado_mode: xpg_bd
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 1
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 : isPortInterface: 0
MIG: 04:47:12 :  locked false  
MIG: 04:47:12 : HDL Language: Verilog
MIG: 04:47:12 : compInfo: false
MIG: 04:47:12 : Vivado Options xc7a200t sbg484 -1
MIG: 04:47:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:47:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:47:12 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:47:12 : I am in catch area
MIG: 04:47:12 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:47:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:47:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:47:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:47:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:47:18 : Running vlog_synth_rpr.xit
MIG: 04:47:18 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:47:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:47:18 : ################# RUNNING MIG BATCH ###################
MIG: 04:47:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:47:18 : synp_flow:  -- synthesis_mode: Other
MIG: 04:47:18 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:47:18 : vivado_mode: xpg_bd
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 1
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 : isPortInterface: 0
MIG: 04:47:18 :  locked false  
MIG: 04:47:18 : HDL Language: Verilog
MIG: 04:47:18 : compInfo: false
MIG: 04:47:18 : Vivado Options xc7a200t sbg484 -1
MIG: 04:47:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:47:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:47:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:47:18 : I am in catch area
MIG: 04:47:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:47:22 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:47:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:47:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:47:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:47:23 : Running simulation.xit
MIG: 04:47:23 : ################# RUNNING MIG BATCH ###################
MIG: 04:47:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:47:23 : synp_flow:  -- synthesis_mode: Other
MIG: 04:47:23 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:47:23 : vivado_mode: xpg_bd
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 1
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 : isPortInterface: 0
MIG: 04:47:23 :  locked false  
MIG: 04:47:23 : HDL Language: Verilog
MIG: 04:47:23 : compInfo: false
MIG: 04:47:23 : Vivado Options xc7a200t sbg484 -1
MIG: 04:47:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:47:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:47:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:47:23 : I am in catch area
MIG: 04:47:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:47:27 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:47:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:47:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:47:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:47:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 04:47:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:47:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:47:27 : ################# RUNNING MIG BATCH ###################
MIG: 04:47:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:47:27 : synp_flow:  -- synthesis_mode: Other
MIG: 04:47:27 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:47:27 : vivado_mode: xpg_bd
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 1
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 : isPortInterface: 0
MIG: 04:47:27 :  locked false  
MIG: 04:47:27 : HDL Language: Verilog
MIG: 04:47:27 : compInfo: false
MIG: 04:47:27 : Vivado Options xc7a200t sbg484 -1
MIG: 04:47:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:47:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:47:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:47:27 : I am in catch area
MIG: 04:47:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:47:31 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:47:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:47:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:47:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 04:47:31 : Running implementation.xit
MIG: 04:47:31 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 04:47:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 04:47:31 : ################# RUNNING MIG BATCH ###################
MIG: 04:47:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 04:47:31 : synp_flow:  -- synthesis_mode: Other
MIG: 04:47:31 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 04:47:31 : vivado_mode: xpg_bd
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:31 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 1
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 : isPortInterface: 0
MIG: 04:47:32 :  locked false  
MIG: 04:47:32 : HDL Language: Verilog
MIG: 04:47:32 : compInfo: false
MIG: 04:47:32 : Vivado Options xc7a200t sbg484 -1
MIG: 04:47:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 04:47:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 04:47:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 04:47:32 : I am in catch area
MIG: 04:47:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 04:47:36 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 04:47:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 04:47:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 04:47:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 04:47:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:17:31 : Running synthesis.xit
MIG: 05:17:31 : ################# RUNNING MIG BATCH ###################
MIG: 05:17:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:17:31 : synp_flow:  -- synthesis_mode: Other
MIG: 05:17:31 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:17:31 : vivado_mode: xpg_bd
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 1
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 : isPortInterface: 0
MIG: 05:17:31 :  locked false  
MIG: 05:17:31 : HDL Language: Verilog
MIG: 05:17:31 : compInfo: false
MIG: 05:17:31 : Vivado Options xc7a200t sbg484 -1
MIG: 05:17:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:17:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:17:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:17:31 : I am in catch area
MIG: 05:17:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:17:35 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:17:35 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:17:35 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:17:35 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:17:35 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:17:35 : Running vlog_synth_rpr.xit
MIG: 05:17:35 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:17:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:17:35 : ################# RUNNING MIG BATCH ###################
MIG: 05:17:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:17:35 : synp_flow:  -- synthesis_mode: Other
MIG: 05:17:35 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:17:35 : vivado_mode: xpg_bd
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:35 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 1
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 : isPortInterface: 0
MIG: 05:17:36 :  locked false  
MIG: 05:17:36 : HDL Language: Verilog
MIG: 05:17:36 : compInfo: false
MIG: 05:17:36 : Vivado Options xc7a200t sbg484 -1
MIG: 05:17:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:17:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:17:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:17:36 : I am in catch area
MIG: 05:17:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:17:40 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:17:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:17:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:17:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:17:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:17:40 : Running simulation.xit
MIG: 05:17:40 : ################# RUNNING MIG BATCH ###################
MIG: 05:17:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:17:40 : synp_flow:  -- synthesis_mode: Other
MIG: 05:17:40 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:17:40 : vivado_mode: xpg_bd
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 1
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 : isPortInterface: 0
MIG: 05:17:40 :  locked false  
MIG: 05:17:40 : HDL Language: Verilog
MIG: 05:17:40 : compInfo: false
MIG: 05:17:40 : Vivado Options xc7a200t sbg484 -1
MIG: 05:17:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:17:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:17:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:17:40 : I am in catch area
MIG: 05:17:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:17:44 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:17:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:17:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:17:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:17:44 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:17:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:17:44 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:17:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:17:44 : ################# RUNNING MIG BATCH ###################
MIG: 05:17:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:17:44 : synp_flow:  -- synthesis_mode: Other
MIG: 05:17:44 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:17:44 : vivado_mode: xpg_bd
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 1
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 : isPortInterface: 0
MIG: 05:17:44 :  locked false  
MIG: 05:17:44 : HDL Language: Verilog
MIG: 05:17:44 : compInfo: false
MIG: 05:17:44 : Vivado Options xc7a200t sbg484 -1
MIG: 05:17:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:17:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:17:44 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:17:44 : I am in catch area
MIG: 05:17:44 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:17:49 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:17:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:17:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:17:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:17:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:17:49 : Running implementation.xit
MIG: 05:17:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:17:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:17:49 : ################# RUNNING MIG BATCH ###################
MIG: 05:17:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:17:49 : synp_flow:  -- synthesis_mode: Other
MIG: 05:17:49 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:17:49 : vivado_mode: xpg_bd
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 1
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 : isPortInterface: 0
MIG: 05:17:49 :  locked false  
MIG: 05:17:49 : HDL Language: Verilog
MIG: 05:17:49 : compInfo: false
MIG: 05:17:49 : Vivado Options xc7a200t sbg484 -1
MIG: 05:17:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:17:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:17:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:17:49 : I am in catch area
MIG: 05:17:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:17:53 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:17:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:17:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:17:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:17:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:21:09 : Running synthesis.xit
MIG: 05:21:09 : ################# RUNNING MIG BATCH ###################
MIG: 05:21:09 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:21:09 : synp_flow:  -- synthesis_mode: Other
MIG: 05:21:09 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:21:09 : vivado_mode: xpg_bd
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 1
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 : isPortInterface: 0
MIG: 05:21:09 :  locked false  
MIG: 05:21:09 : HDL Language: Verilog
MIG: 05:21:09 : compInfo: false
MIG: 05:21:09 : Vivado Options xc7a200t sbg484 -1
MIG: 05:21:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:21:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:21:09 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:21:09 : I am in catch area
MIG: 05:21:09 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:21:13 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:21:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:21:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:21:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:21:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:21:13 : Running vlog_synth_rpr.xit
MIG: 05:21:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:21:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:21:13 : ################# RUNNING MIG BATCH ###################
MIG: 05:21:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:21:13 : synp_flow:  -- synthesis_mode: Other
MIG: 05:21:13 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:21:13 : vivado_mode: xpg_bd
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 1
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 : isPortInterface: 0
MIG: 05:21:13 :  locked false  
MIG: 05:21:13 : HDL Language: Verilog
MIG: 05:21:13 : compInfo: false
MIG: 05:21:13 : Vivado Options xc7a200t sbg484 -1
MIG: 05:21:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:21:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:21:13 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:21:13 : I am in catch area
MIG: 05:21:13 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:21:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:21:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:21:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:21:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:21:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:21:18 : Running simulation.xit
MIG: 05:21:18 : ################# RUNNING MIG BATCH ###################
MIG: 05:21:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:21:18 : synp_flow:  -- synthesis_mode: Other
MIG: 05:21:18 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:21:18 : vivado_mode: xpg_bd
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 1
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 : isPortInterface: 0
MIG: 05:21:18 :  locked false  
MIG: 05:21:18 : HDL Language: Verilog
MIG: 05:21:18 : compInfo: false
MIG: 05:21:18 : Vivado Options xc7a200t sbg484 -1
MIG: 05:21:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:21:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:21:18 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:21:18 : I am in catch area
MIG: 05:21:18 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:21:22 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:21:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:21:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:21:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:21:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:21:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:21:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:21:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:21:22 : ################# RUNNING MIG BATCH ###################
MIG: 05:21:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:21:22 : synp_flow:  -- synthesis_mode: Other
MIG: 05:21:22 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:21:22 : vivado_mode: xpg_bd
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 1
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 : isPortInterface: 0
MIG: 05:21:22 :  locked false  
MIG: 05:21:22 : HDL Language: Verilog
MIG: 05:21:22 : compInfo: false
MIG: 05:21:22 : Vivado Options xc7a200t sbg484 -1
MIG: 05:21:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:21:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:21:22 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:21:22 : I am in catch area
MIG: 05:21:22 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:21:27 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:21:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:21:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:21:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:21:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:21:27 : Running implementation.xit
MIG: 05:21:27 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:21:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:21:27 : ################# RUNNING MIG BATCH ###################
MIG: 05:21:27 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:21:27 : synp_flow:  -- synthesis_mode: Other
MIG: 05:21:27 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:21:27 : vivado_mode: xpg_bd
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 1
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 : isPortInterface: 0
MIG: 05:21:27 :  locked false  
MIG: 05:21:27 : HDL Language: Verilog
MIG: 05:21:27 : compInfo: false
MIG: 05:21:27 : Vivado Options xc7a200t sbg484 -1
MIG: 05:21:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:21:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:21:27 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:21:27 : I am in catch area
MIG: 05:21:27 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:21:31 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:21:31 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:21:31 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:21:31 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:21:31 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:26:31 : Running synthesis.xit
MIG: 05:26:31 : ################# RUNNING MIG BATCH ###################
MIG: 05:26:31 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:26:31 : synp_flow:  -- synthesis_mode: Other
MIG: 05:26:31 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:26:31 : vivado_mode: xpg_bd
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 1
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 : isPortInterface: 0
MIG: 05:26:31 :  locked false  
MIG: 05:26:31 : HDL Language: Verilog
MIG: 05:26:31 : compInfo: false
MIG: 05:26:31 : Vivado Options xc7a200t sbg484 -1
MIG: 05:26:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:26:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:26:31 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:26:31 : I am in catch area
MIG: 05:26:31 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:26:36 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:26:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:26:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:26:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:26:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:26:36 : Running vlog_synth_rpr.xit
MIG: 05:26:36 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:26:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:26:36 : ################# RUNNING MIG BATCH ###################
MIG: 05:26:36 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:26:36 : synp_flow:  -- synthesis_mode: Other
MIG: 05:26:36 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:26:36 : vivado_mode: xpg_bd
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 1
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 : isPortInterface: 0
MIG: 05:26:36 :  locked false  
MIG: 05:26:36 : HDL Language: Verilog
MIG: 05:26:36 : compInfo: false
MIG: 05:26:36 : Vivado Options xc7a200t sbg484 -1
MIG: 05:26:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:26:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:26:36 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:26:36 : I am in catch area
MIG: 05:26:36 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:26:40 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:26:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:26:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:26:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:26:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:26:40 : Running simulation.xit
MIG: 05:26:40 : ################# RUNNING MIG BATCH ###################
MIG: 05:26:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:26:40 : synp_flow:  -- synthesis_mode: Other
MIG: 05:26:40 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:26:40 : vivado_mode: xpg_bd
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 1
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 : isPortInterface: 0
MIG: 05:26:40 :  locked false  
MIG: 05:26:40 : HDL Language: Verilog
MIG: 05:26:40 : compInfo: false
MIG: 05:26:40 : Vivado Options xc7a200t sbg484 -1
MIG: 05:26:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:26:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:26:40 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:26:40 : I am in catch area
MIG: 05:26:40 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:26:44 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:26:44 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:26:44 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:26:44 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:26:45 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:26:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:26:45 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:26:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:26:45 : ################# RUNNING MIG BATCH ###################
MIG: 05:26:45 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:26:45 : synp_flow:  -- synthesis_mode: Other
MIG: 05:26:45 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:26:45 : vivado_mode: xpg_bd
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 1
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 : isPortInterface: 0
MIG: 05:26:45 :  locked false  
MIG: 05:26:45 : HDL Language: Verilog
MIG: 05:26:45 : compInfo: false
MIG: 05:26:45 : Vivado Options xc7a200t sbg484 -1
MIG: 05:26:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:26:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:26:45 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:26:45 : I am in catch area
MIG: 05:26:45 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:26:49 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:26:49 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:26:49 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:26:49 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:26:49 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:26:49 : Running implementation.xit
MIG: 05:26:49 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:26:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:26:49 : ################# RUNNING MIG BATCH ###################
MIG: 05:26:49 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:26:49 : synp_flow:  -- synthesis_mode: Other
MIG: 05:26:49 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:26:49 : vivado_mode: xpg_bd
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 1
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 : isPortInterface: 0
MIG: 05:26:49 :  locked false  
MIG: 05:26:49 : HDL Language: Verilog
MIG: 05:26:49 : compInfo: false
MIG: 05:26:49 : Vivado Options xc7a200t sbg484 -1
MIG: 05:26:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:26:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:26:49 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:26:49 : I am in catch area
MIG: 05:26:49 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:26:53 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:26:53 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:26:53 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:26:53 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:26:53 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:34:14 : Running synthesis.xit
MIG: 05:34:14 : ################# RUNNING MIG BATCH ###################
MIG: 05:34:14 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:34:14 : synp_flow:  -- synthesis_mode: Other
MIG: 05:34:14 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:34:14 : vivado_mode: xpg_bd
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 1
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 : isPortInterface: 0
MIG: 05:34:14 :  locked false  
MIG: 05:34:14 : HDL Language: Verilog
MIG: 05:34:14 : compInfo: false
MIG: 05:34:14 : Vivado Options xc7a200t sbg484 -1
MIG: 05:34:14 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:34:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:34:14 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:34:14 : I am in catch area
MIG: 05:34:14 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:34:18 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:34:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:34:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:34:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:34:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:34:19 : Running vlog_synth_rpr.xit
MIG: 05:34:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:34:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:34:19 : ################# RUNNING MIG BATCH ###################
MIG: 05:34:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:34:19 : synp_flow:  -- synthesis_mode: Other
MIG: 05:34:19 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:34:19 : vivado_mode: xpg_bd
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 1
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 : isPortInterface: 0
MIG: 05:34:19 :  locked false  
MIG: 05:34:19 : HDL Language: Verilog
MIG: 05:34:19 : compInfo: false
MIG: 05:34:19 : Vivado Options xc7a200t sbg484 -1
MIG: 05:34:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:34:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:34:19 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:34:19 : I am in catch area
MIG: 05:34:19 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:34:23 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:34:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:34:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:34:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:34:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:34:23 : Running simulation.xit
MIG: 05:34:23 : ################# RUNNING MIG BATCH ###################
MIG: 05:34:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:34:23 : synp_flow:  -- synthesis_mode: Other
MIG: 05:34:23 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:34:23 : vivado_mode: xpg_bd
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 1
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 : isPortInterface: 0
MIG: 05:34:23 :  locked false  
MIG: 05:34:23 : HDL Language: Verilog
MIG: 05:34:23 : compInfo: false
MIG: 05:34:23 : Vivado Options xc7a200t sbg484 -1
MIG: 05:34:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:34:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:34:23 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:34:23 : I am in catch area
MIG: 05:34:23 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:34:27 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:34:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:34:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:34:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:34:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:34:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 05:34:28 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:34:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:34:28 : ################# RUNNING MIG BATCH ###################
MIG: 05:34:28 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:34:28 : synp_flow:  -- synthesis_mode: Other
MIG: 05:34:28 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:34:28 : vivado_mode: xpg_bd
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 1
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 : isPortInterface: 0
MIG: 05:34:28 :  locked false  
MIG: 05:34:28 : HDL Language: Verilog
MIG: 05:34:28 : compInfo: false
MIG: 05:34:28 : Vivado Options xc7a200t sbg484 -1
MIG: 05:34:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:34:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:34:28 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:34:28 : I am in catch area
MIG: 05:34:28 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:34:32 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:34:32 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:34:32 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:34:32 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:34:32 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 05:34:32 : Running implementation.xit
MIG: 05:34:32 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 05:34:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 05:34:32 : ################# RUNNING MIG BATCH ###################
MIG: 05:34:32 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 05:34:32 : synp_flow:  -- synthesis_mode: Other
MIG: 05:34:32 : outputDirectory: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 05:34:32 : vivado_mode: xpg_bd
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 1
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 : isPortInterface: 0
MIG: 05:34:32 :  locked false  
MIG: 05:34:32 : HDL Language: Verilog
MIG: 05:34:32 : compInfo: false
MIG: 05:34:32 : Vivado Options xc7a200t sbg484 -1
MIG: 05:34:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 05:34:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 05:34:32 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 05:34:32 : I am in catch area
MIG: 05:34:32 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 05:34:36 : XML_INPUT_FILE: c:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 05:34:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 05:34:36 : Moving hdmi_mig_7series_0_0 ...
MIG: 05:34:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 05:34:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:00 : Running synthesis.xit
MIG: 17:52:00 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:00 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:00 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:00 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:00 : vivado_mode: xpg_bd
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 1
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 : isPortInterface: 0
MIG: 17:52:00 :  locked false  
MIG: 17:52:00 : HDL Language: Verilog
MIG: 17:52:00 : compInfo: false
MIG: 17:52:00 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:52:00 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:52:00 : I am in catch area
MIG: 17:52:00 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:06 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:06 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:06 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:06 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:06 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:06 : Running vlog_synth_rpr.xit
MIG: 17:52:06 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:52:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:52:06 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:06 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:06 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:06 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:06 : vivado_mode: xpg_bd
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 1
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 : isPortInterface: 0
MIG: 17:52:06 :  locked false  
MIG: 17:52:06 : HDL Language: Verilog
MIG: 17:52:06 : compInfo: false
MIG: 17:52:06 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:52:06 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:52:06 : I am in catch area
MIG: 17:52:06 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:12 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:12 : Running simulation.xit
MIG: 17:52:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:12 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:12 : vivado_mode: xpg_bd
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 1
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 : isPortInterface: 0
MIG: 17:52:12 :  locked false  
MIG: 17:52:12 : HDL Language: Verilog
MIG: 17:52:12 : compInfo: false
MIG: 17:52:12 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:52:12 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:52:12 : I am in catch area
MIG: 17:52:12 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:17 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:17 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:17 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:17 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:17 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:52:17 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:52:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:52:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:17 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:17 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:17 : vivado_mode: xpg_bd
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 1
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 : isPortInterface: 0
MIG: 17:52:17 :  locked false  
MIG: 17:52:17 : HDL Language: Verilog
MIG: 17:52:17 : compInfo: false
MIG: 17:52:17 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:52:17 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:52:17 : I am in catch area
MIG: 17:52:17 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:23 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:52:23 : Running implementation.xit
MIG: 17:52:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:52:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:52:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:52:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:52:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:52:23 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:52:23 : vivado_mode: xpg_bd
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 1
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 : isPortInterface: 0
MIG: 17:52:23 :  locked false  
MIG: 17:52:23 : HDL Language: Verilog
MIG: 17:52:23 : compInfo: false
MIG: 17:52:23 : Vivado Options xc7a200t sbg484 -1
MIG: 17:52:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:52:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:52:23 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:52:23 : I am in catch area
MIG: 17:52:23 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:28 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:52:28 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:52:28 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:52:28 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:28 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:09:35 : Running synthesis.xit
MIG: 22:09:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:09:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:35 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:09:35 : vivado_mode: xpg_bd
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 1
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 : isPortInterface: 0
MIG: 22:09:35 :  locked false  
MIG: 22:09:35 : HDL Language: Verilog
MIG: 22:09:35 : compInfo: false
MIG: 22:09:35 : Vivado Options xc7a200t sbg484 -1
MIG: 22:09:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:09:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:09:35 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:09:35 : I am in catch area
MIG: 22:09:35 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:09:40 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:09:40 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:09:40 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:09:40 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:09:40 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:09:40 : Running vlog_synth_rpr.xit
MIG: 22:09:40 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:09:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:09:40 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:40 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:09:40 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:40 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:09:40 : vivado_mode: xpg_bd
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 1
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 : isPortInterface: 0
MIG: 22:09:40 :  locked false  
MIG: 22:09:40 : HDL Language: Verilog
MIG: 22:09:40 : compInfo: false
MIG: 22:09:40 : Vivado Options xc7a200t sbg484 -1
MIG: 22:09:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:09:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:09:40 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:09:40 : I am in catch area
MIG: 22:09:40 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:09:46 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:09:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:09:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:09:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:09:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:09:46 : Running simulation.xit
MIG: 22:09:46 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:09:46 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:46 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:09:46 : vivado_mode: xpg_bd
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 1
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 : isPortInterface: 0
MIG: 22:09:46 :  locked false  
MIG: 22:09:46 : HDL Language: Verilog
MIG: 22:09:46 : compInfo: false
MIG: 22:09:46 : Vivado Options xc7a200t sbg484 -1
MIG: 22:09:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:09:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:09:46 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:09:46 : I am in catch area
MIG: 22:09:46 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:09:51 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:09:51 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:09:51 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:09:51 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:09:51 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:09:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:09:51 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:09:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:09:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:51 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:09:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:51 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:09:51 : vivado_mode: xpg_bd
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 1
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 : isPortInterface: 0
MIG: 22:09:51 :  locked false  
MIG: 22:09:51 : HDL Language: Verilog
MIG: 22:09:51 : compInfo: false
MIG: 22:09:51 : Vivado Options xc7a200t sbg484 -1
MIG: 22:09:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:09:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:09:51 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:09:51 : I am in catch area
MIG: 22:09:51 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:09:57 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:09:57 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:09:57 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:09:57 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:09:57 : Moving hdmi_mig_7series_0_0 ...
MIG: 22:09:57 : Running implementation.xit
MIG: 22:09:57 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 22:09:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 22:09:57 : ################# RUNNING MIG BATCH ###################
MIG: 22:09:57 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 22:09:57 : synp_flow:  -- synthesis_mode: Other
MIG: 22:09:57 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 22:09:57 : vivado_mode: xpg_bd
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 1
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 : isPortInterface: 0
MIG: 22:09:57 :  locked false  
MIG: 22:09:57 : HDL Language: Verilog
MIG: 22:09:57 : compInfo: false
MIG: 22:09:57 : Vivado Options xc7a200t sbg484 -1
MIG: 22:09:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:09:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 22:09:57 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 22:09:57 : I am in catch area
MIG: 22:09:57 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 22:10:02 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 22:10:02 : Component_Name: hdmi_mig_7series_0_0
MIG: 22:10:02 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 22:10:02 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 22:10:02 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:36:07 : Running synthesis.xit
MIG: 17:36:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:36:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:07 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:36:07 : vivado_mode: xpg_bd
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 1
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 : isPortInterface: 0
MIG: 17:36:07 :  locked false  
MIG: 17:36:07 : HDL Language: Verilog
MIG: 17:36:07 : compInfo: false
MIG: 17:36:07 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:36:07 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:36:07 : I am in catch area
MIG: 17:36:07 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:12 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:36:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:36:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:36:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:36:12 : Running vlog_synth_rpr.xit
MIG: 17:36:12 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:36:12 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:36:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:12 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:36:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:12 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:36:12 : vivado_mode: xpg_bd
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 1
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 : isPortInterface: 0
MIG: 17:36:12 :  locked false  
MIG: 17:36:12 : HDL Language: Verilog
MIG: 17:36:12 : compInfo: false
MIG: 17:36:12 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:36:12 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:36:12 : I am in catch area
MIG: 17:36:12 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:18 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:36:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:36:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:36:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:36:18 : Running simulation.xit
MIG: 17:36:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:18 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:36:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:18 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:36:18 : vivado_mode: xpg_bd
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 1
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 : isPortInterface: 0
MIG: 17:36:18 :  locked false  
MIG: 17:36:18 : HDL Language: Verilog
MIG: 17:36:18 : compInfo: false
MIG: 17:36:18 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:36:18 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:36:18 : I am in catch area
MIG: 17:36:18 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:23 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:36:23 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:36:23 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:36:23 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:23 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:36:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:36:23 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:36:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:36:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:23 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:36:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:23 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:36:23 : vivado_mode: xpg_bd
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 1
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 : isPortInterface: 0
MIG: 17:36:23 :  locked false  
MIG: 17:36:23 : HDL Language: Verilog
MIG: 17:36:23 : compInfo: false
MIG: 17:36:23 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:23 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:36:23 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:36:23 : I am in catch area
MIG: 17:36:23 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:29 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:36:29 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:36:29 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:36:29 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:29 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:36:29 : Running implementation.xit
MIG: 17:36:29 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:36:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:36:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:29 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:36:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:29 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:36:29 : vivado_mode: xpg_bd
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 1
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 : isPortInterface: 0
MIG: 17:36:29 :  locked false  
MIG: 17:36:29 : HDL Language: Verilog
MIG: 17:36:29 : compInfo: false
MIG: 17:36:29 : Vivado Options xc7a200t sbg484 -1
MIG: 17:36:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:36:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:36:29 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:36:29 : I am in catch area
MIG: 17:36:29 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:36:34 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:36:34 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:36:34 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:36:34 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:36:34 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:39:44 : Running synthesis.xit
MIG: 17:39:44 : ################# RUNNING MIG BATCH ###################
MIG: 17:39:44 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:39:44 : synp_flow:  -- synthesis_mode: Other
MIG: 17:39:44 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:39:44 : vivado_mode: xpg_bd
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 1
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 : isPortInterface: 0
MIG: 17:39:44 :  locked false  
MIG: 17:39:44 : HDL Language: Verilog
MIG: 17:39:44 : compInfo: false
MIG: 17:39:44 : Vivado Options xc7a200t sbg484 -1
MIG: 17:39:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:39:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:39:44 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:39:44 : I am in catch area
MIG: 17:39:44 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:39:50 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:39:50 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:39:50 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:39:50 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:39:50 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:39:50 : Running vlog_synth_rpr.xit
MIG: 17:39:50 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:39:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:39:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:39:50 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:39:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:39:50 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:39:50 : vivado_mode: xpg_bd
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 1
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 : isPortInterface: 0
MIG: 17:39:50 :  locked false  
MIG: 17:39:50 : HDL Language: Verilog
MIG: 17:39:50 : compInfo: false
MIG: 17:39:50 : Vivado Options xc7a200t sbg484 -1
MIG: 17:39:50 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:39:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:39:50 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:39:50 : I am in catch area
MIG: 17:39:50 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:39:55 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:39:55 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:39:55 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:39:55 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:39:55 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:39:55 : Running simulation.xit
MIG: 17:39:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:39:55 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:39:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:39:55 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:39:55 : vivado_mode: xpg_bd
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 1
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 : isPortInterface: 0
MIG: 17:39:55 :  locked false  
MIG: 17:39:55 : HDL Language: Verilog
MIG: 17:39:55 : compInfo: false
MIG: 17:39:55 : Vivado Options xc7a200t sbg484 -1
MIG: 17:39:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:39:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:39:55 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:39:55 : I am in catch area
MIG: 17:39:55 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:01 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:40:01 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:40:01 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:40:01 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:01 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:40:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:40:01 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:40:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:40:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:01 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:40:01 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:01 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:40:01 : vivado_mode: xpg_bd
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 1
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 : isPortInterface: 0
MIG: 17:40:01 :  locked false  
MIG: 17:40:01 : HDL Language: Verilog
MIG: 17:40:01 : compInfo: false
MIG: 17:40:01 : Vivado Options xc7a200t sbg484 -1
MIG: 17:40:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:40:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:40:01 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:40:01 : I am in catch area
MIG: 17:40:01 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:07 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:40:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:40:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:40:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:40:07 : Running implementation.xit
MIG: 17:40:07 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:40:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:40:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:40:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:40:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:40:07 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:40:07 : vivado_mode: xpg_bd
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 1
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 : isPortInterface: 0
MIG: 17:40:07 :  locked false  
MIG: 17:40:07 : HDL Language: Verilog
MIG: 17:40:07 : compInfo: false
MIG: 17:40:07 : Vivado Options xc7a200t sbg484 -1
MIG: 17:40:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:40:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:40:07 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:40:07 : I am in catch area
MIG: 17:40:07 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:12 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:40:12 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:40:12 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:40:12 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:12 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:48:35 : Running synthesis.xit
MIG: 17:48:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:35 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:48:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:35 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:48:35 : vivado_mode: xpg_bd
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 1
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 : isPortInterface: 0
MIG: 17:48:35 :  locked false  
MIG: 17:48:35 : HDL Language: Verilog
MIG: 17:48:35 : compInfo: false
MIG: 17:48:35 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:48:35 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:48:35 : I am in catch area
MIG: 17:48:35 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:41 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:48:41 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:48:41 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:48:41 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:41 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:48:41 : Running vlog_synth_rpr.xit
MIG: 17:48:41 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:48:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:48:41 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:41 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:48:41 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:41 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:48:41 : vivado_mode: xpg_bd
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 1
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 : isPortInterface: 0
MIG: 17:48:41 :  locked false  
MIG: 17:48:41 : HDL Language: Verilog
MIG: 17:48:41 : compInfo: false
MIG: 17:48:41 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:48:41 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:48:41 : I am in catch area
MIG: 17:48:41 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:46 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:48:46 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:48:46 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:48:46 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:46 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:48:46 : Running simulation.xit
MIG: 17:48:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:46 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:48:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:46 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:48:46 : vivado_mode: xpg_bd
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 1
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 : isPortInterface: 0
MIG: 17:48:46 :  locked false  
MIG: 17:48:46 : HDL Language: Verilog
MIG: 17:48:46 : compInfo: false
MIG: 17:48:46 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:48:46 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:48:46 : I am in catch area
MIG: 17:48:46 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:52 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:48:52 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:48:52 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:48:52 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:52 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:48:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:48:52 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:48:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:48:52 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:52 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:48:52 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:52 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:48:52 : vivado_mode: xpg_bd
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 1
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 : isPortInterface: 0
MIG: 17:48:52 :  locked false  
MIG: 17:48:52 : HDL Language: Verilog
MIG: 17:48:52 : compInfo: false
MIG: 17:48:52 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:48:52 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:48:52 : I am in catch area
MIG: 17:48:52 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:58 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:48:58 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:48:58 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:48:58 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:58 : Moving hdmi_mig_7series_0_0 ...
MIG: 17:48:58 : Running implementation.xit
MIG: 17:48:58 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 17:48:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 17:48:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:58 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:48:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:58 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:48:58 : vivado_mode: xpg_bd
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 1
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 : isPortInterface: 0
MIG: 17:48:58 :  locked false  
MIG: 17:48:58 : HDL Language: Verilog
MIG: 17:48:58 : compInfo: false
MIG: 17:48:58 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 17:48:58 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:48:58 : I am in catch area
MIG: 17:48:58 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 17:49:03 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 17:49:03 : Component_Name: hdmi_mig_7series_0_0
MIG: 17:49:03 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 17:49:03 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 17:49:03 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:06:02 : Running synthesis.xit
MIG: 18:06:02 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:02 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:02 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:02 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:02 : vivado_mode: xpg_bd
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 1
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 : isPortInterface: 0
MIG: 18:06:02 :  locked false  
MIG: 18:06:02 : HDL Language: Verilog
MIG: 18:06:02 : compInfo: false
MIG: 18:06:02 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:06:02 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:06:02 : I am in catch area
MIG: 18:06:02 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:07 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:06:07 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:06:07 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:06:07 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:07 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:06:07 : Running vlog_synth_rpr.xit
MIG: 18:06:08 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:06:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:08 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:08 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:08 : vivado_mode: xpg_bd
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 1
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 : isPortInterface: 0
MIG: 18:06:08 :  locked false  
MIG: 18:06:08 : HDL Language: Verilog
MIG: 18:06:08 : compInfo: false
MIG: 18:06:08 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:06:08 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:06:08 : I am in catch area
MIG: 18:06:08 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:13 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:06:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:06:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:06:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:06:13 : Running simulation.xit
MIG: 18:06:13 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:13 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:13 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:13 : vivado_mode: xpg_bd
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 1
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 : isPortInterface: 0
MIG: 18:06:13 :  locked false  
MIG: 18:06:13 : HDL Language: Verilog
MIG: 18:06:13 : compInfo: false
MIG: 18:06:13 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:06:13 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:06:13 : I am in catch area
MIG: 18:06:13 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:19 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:06:19 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:06:19 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:06:19 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:19 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:06:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:06:19 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:06:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:06:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:19 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:19 : vivado_mode: xpg_bd
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 1
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 : isPortInterface: 0
MIG: 18:06:19 :  locked false  
MIG: 18:06:19 : HDL Language: Verilog
MIG: 18:06:19 : compInfo: false
MIG: 18:06:19 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:06:19 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:06:19 : I am in catch area
MIG: 18:06:19 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:24 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:06:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:06:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:06:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:06:25 : Running implementation.xit
MIG: 18:06:25 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:06:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:06:25 : ################# RUNNING MIG BATCH ###################
MIG: 18:06:25 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:06:25 : synp_flow:  -- synthesis_mode: Other
MIG: 18:06:25 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:06:25 : vivado_mode: xpg_bd
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 1
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 : isPortInterface: 0
MIG: 18:06:25 :  locked false  
MIG: 18:06:25 : HDL Language: Verilog
MIG: 18:06:25 : compInfo: false
MIG: 18:06:25 : Vivado Options xc7a200t sbg484 -1
MIG: 18:06:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:06:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:06:25 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:06:25 : I am in catch area
MIG: 18:06:25 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:06:30 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:06:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:06:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:06:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:06:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:13:59 : Running synthesis.xit
MIG: 18:13:59 : ################# RUNNING MIG BATCH ###################
MIG: 18:13:59 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:13:59 : synp_flow:  -- synthesis_mode: Other
MIG: 18:13:59 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:13:59 : vivado_mode: xpg_bd
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 1
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 : isPortInterface: 0
MIG: 18:13:59 :  locked false  
MIG: 18:13:59 : HDL Language: Verilog
MIG: 18:13:59 : compInfo: false
MIG: 18:13:59 : Vivado Options xc7a200t sbg484 -1
MIG: 18:13:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:13:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:13:59 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:13:59 : I am in catch area
MIG: 18:13:59 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:04 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:04 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:04 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:04 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:04 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:05 : Running vlog_synth_rpr.xit
MIG: 18:14:05 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:14:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:05 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:05 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:05 : vivado_mode: xpg_bd
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 1
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 : isPortInterface: 0
MIG: 18:14:05 :  locked false  
MIG: 18:14:05 : HDL Language: Verilog
MIG: 18:14:05 : compInfo: false
MIG: 18:14:05 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:14:05 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:05 : I am in catch area
MIG: 18:14:05 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:10 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:10 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:10 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:10 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:10 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:10 : Running simulation.xit
MIG: 18:14:10 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:10 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:10 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:10 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:10 : vivado_mode: xpg_bd
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 1
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 : isPortInterface: 0
MIG: 18:14:10 :  locked false  
MIG: 18:14:10 : HDL Language: Verilog
MIG: 18:14:10 : compInfo: false
MIG: 18:14:10 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:14:10 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:10 : I am in catch area
MIG: 18:14:10 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:16 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:16 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:16 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:16 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:16 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:14:16 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:14:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:16 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:16 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:16 : vivado_mode: xpg_bd
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 1
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 : isPortInterface: 0
MIG: 18:14:16 :  locked false  
MIG: 18:14:16 : HDL Language: Verilog
MIG: 18:14:16 : compInfo: false
MIG: 18:14:16 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:14:16 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:16 : I am in catch area
MIG: 18:14:16 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:22 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:22 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:22 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:22 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:22 : Moving hdmi_mig_7series_0_0 ...
MIG: 18:14:22 : Running implementation.xit
MIG: 18:14:22 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 18:14:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 18:14:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:14:22 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 18:14:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:14:22 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 18:14:22 : vivado_mode: xpg_bd
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 1
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 : isPortInterface: 0
MIG: 18:14:22 :  locked false  
MIG: 18:14:22 : HDL Language: Verilog
MIG: 18:14:22 : compInfo: false
MIG: 18:14:22 : Vivado Options xc7a200t sbg484 -1
MIG: 18:14:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:14:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 18:14:22 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:14:22 : I am in catch area
MIG: 18:14:22 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 18:14:27 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 18:14:27 : Component_Name: hdmi_mig_7series_0_0
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 18:14:27 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:24:07 : Running synthesis.xit
MIG: 13:24:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:07 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:24:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:07 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:24:07 : vivado_mode: xpg_bd
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 1
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 : isPortInterface: 0
MIG: 13:24:07 :  locked false  
MIG: 13:24:07 : HDL Language: Verilog
MIG: 13:24:07 : compInfo: false
MIG: 13:24:07 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:24:07 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:24:07 : I am in catch area
MIG: 13:24:07 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:24:13 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:24:13 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:24:13 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:24:13 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:24:13 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:24:13 : Running vlog_synth_rpr.xit
MIG: 13:24:13 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:24:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 13:24:13 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:13 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:24:13 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:13 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:24:13 : vivado_mode: xpg_bd
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 1
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 : isPortInterface: 0
MIG: 13:24:13 :  locked false  
MIG: 13:24:13 : HDL Language: Verilog
MIG: 13:24:13 : compInfo: false
MIG: 13:24:13 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:24:13 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:24:13 : I am in catch area
MIG: 13:24:13 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:24:18 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:24:18 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:24:18 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:24:18 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:24:18 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:24:19 : Running simulation.xit
MIG: 13:24:19 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:19 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:24:19 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:19 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:24:19 : vivado_mode: xpg_bd
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 1
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 : isPortInterface: 0
MIG: 13:24:19 :  locked false  
MIG: 13:24:19 : HDL Language: Verilog
MIG: 13:24:19 : compInfo: false
MIG: 13:24:19 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:24:19 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:24:19 : I am in catch area
MIG: 13:24:19 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:24:24 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:24:24 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:24:24 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:24:24 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:24:24 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:24:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:24:24 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:24:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 13:24:24 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:24 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:24:24 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:24 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:24:24 : vivado_mode: xpg_bd
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 1
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 : isPortInterface: 0
MIG: 13:24:24 :  locked false  
MIG: 13:24:24 : HDL Language: Verilog
MIG: 13:24:24 : compInfo: false
MIG: 13:24:24 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:24:24 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:24:24 : I am in catch area
MIG: 13:24:24 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:24:30 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:24:30 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:24:30 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:24:30 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:24:30 : Moving hdmi_mig_7series_0_0 ...
MIG: 13:24:30 : Running implementation.xit
MIG: 13:24:30 : IGN:     <ModuleName>design_1_mig_7series_0_0</ModuleName> <==>     <ModuleName>hdmi_mig_7series_0_0</ModuleName> 
MIG: 13:24:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.1</Version> 
MIG: 13:24:30 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:30 : Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 13:24:30 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:30 : outputDirectory: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 13:24:30 : vivado_mode: xpg_bd
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 1
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 : isPortInterface: 0
MIG: 13:24:30 :  locked false  
MIG: 13:24:30 : HDL Language: Verilog
MIG: 13:24:30 : compInfo: false
MIG: 13:24:30 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:24:30 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 13:24:30 : I am in catch area
MIG: 13:24:30 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.in -cg_exc_out /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_txt.out ... 
MIG: 13:24:36 : XML_INPUT_FILE: /home/ece532/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/mig_b.prj
MIG: 13:24:36 : Component_Name: hdmi_mig_7series_0_0
MIG: 13:24:36 : Moving hdmi_mig_7series_0_0.veo ...
MIG: 13:24:36 : Moving hdmi_mig_7series_0_0_xmdf.tcl ...
MIG: 13:24:36 : Moving hdmi_mig_7series_0_0 ...
