Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  5 22:00:16 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_UART_packet_wrapper_timing_summary_routed.rpt -pb test_UART_packet_wrapper_timing_summary_routed.pb -rpx test_UART_packet_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_UART_packet_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.044        0.000                      0                 1329        0.024        0.000                      0                 1329        3.000        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
sys_clock                                {0.000 5.000}      10.000          100.000         
  clk_out1_test_UART_packet_clk_wiz_0_2  {0.000 5.000}      10.000          100.000         
  clkfbout_test_UART_packet_clk_wiz_0_2  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_test_UART_packet_clk_wiz_0_2        4.044        0.000                      0                 1307        0.024        0.000                      0                 1307        4.020        0.000                       0                   645  
  clkfbout_test_UART_packet_clk_wiz_0_2                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_test_UART_packet_clk_wiz_0_2  clk_out1_test_UART_packet_clk_wiz_0_2        6.388        0.000                      0                   22        0.573        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_2
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.721ns (31.559%)  route 3.732ns (68.441%))
  Logic Levels:           4  (LUT3=3 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X37Y93         LUT3 (Prop_lut3_I2_O)        0.343     2.655 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.586     3.241    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.332     3.573 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.920     4.493    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_2
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.477     8.482    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.538    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.394ns (31.482%)  route 3.034ns (68.518%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.348     2.660 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.808     3.468    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.477     8.482    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.455    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.580ns (13.730%)  route 3.644ns (86.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.554    -0.958    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.653     1.151    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X35Y91         LUT4 (Prop_lut4_I2_O)        0.124     1.275 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.991     3.266    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.484     8.489    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.491     8.979    
                         clock uncertainty           -0.074     8.905    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.373    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.374ns (52.247%)  route 2.170ns (47.753%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.667     2.256    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.348     2.604 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     2.604    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.136 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.136    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.250 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     3.250    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.584 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.584    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2_n_6
    SLICE_X37Y91         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.434     8.438    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X37Y91         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.062     8.916    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.394ns (32.594%)  route 2.883ns (67.406%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.348     2.660 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.657     3.317    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.435     8.439    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.650    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.394ns (32.594%)  route 2.883ns (67.406%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.348     2.660 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.657     3.317    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.435     8.439    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.650    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.394ns (32.594%)  route 2.883ns (67.406%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.348     2.660 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.657     3.317    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.435     8.439    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.650    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.394ns (32.594%)  route 2.883ns (67.406%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.552    -0.960    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X34Y95         FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.687     0.245    test_UART_packet_i/jstk_uart_bridge_0_0/U0/rx_state__0[0]
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.152     0.397 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.815     1.213    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.376     1.589 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.723     2.312    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.348     2.660 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          0.657     3.317    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.435     8.439    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.205     8.650    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.288ns (31.499%)  route 2.801ns (68.501%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    test_UART_packet_i/digilent_jstk2_0/U0/aclk
    SLICE_X33Y103        FDRE                                         r  test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/Q
                         net (fo=23, routed)          0.881     0.562    test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg_n_0_[1]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.152     0.714 r  test_UART_packet_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=7, routed)           1.123     1.836    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.352     2.188 f  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4/O
                         net (fo=2, routed)           0.467     2.655    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.328     2.983 r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.331     3.314    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.436     8.440    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X30Y98         FDRE                                         r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.687    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.288ns (31.499%)  route 2.801ns (68.501%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    test_UART_packet_i/digilent_jstk2_0/U0/aclk
    SLICE_X33Y103        FDRE                                         r  test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg[1]/Q
                         net (fo=23, routed)          0.881     0.562    test_UART_packet_i/digilent_jstk2_0/U0/state_cmd_reg_n_0_[1]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.152     0.714 r  test_UART_packet_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=7, routed)           1.123     1.836    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.352     2.188 f  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4/O
                         net (fo=2, routed)           0.467     2.655    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.328     2.983 r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.331     3.314    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.436     8.440    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X30Y98         FDRE                                         r  test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.687    test_UART_packet_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.551%)  route 0.153ns (54.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X36Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.153    -0.340    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X35Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.827    -0.862    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)        -0.006    -0.364    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.768%)  route 0.158ns (55.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X36Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.158    -0.335    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X35Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.827    -0.862    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)        -0.007    -0.365    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.681%)  route 0.172ns (57.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X37Y92         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.321    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y91         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.827    -0.862    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y91         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y91         FDRE (Hold_fdre_C_D)        -0.007    -0.365    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.234%)  route 0.113ns (40.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.647    -0.534    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X10Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.257    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X11Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.834    -0.855    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.046    -0.305    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.592    -0.589    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y99          FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.334    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.137 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.137    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.083    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2_n_7
    SLICE_X7Y100         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y100         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.132    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.592    -0.589    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y99          FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.334    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[4]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.137 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.137    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.072    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]_i_1__2_n_5
    SLICE_X7Y100         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.949    -0.740    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X7Y100         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.132    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.778%)  route 0.242ns (63.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.561    -0.620    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y95         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/Q
                         net (fo=5, routed)           0.242    -0.237    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[10]
    SLICE_X34Y93         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.828    -0.861    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X34Y93         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.052    -0.305    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.078%)  route 0.271ns (67.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.646    -0.535    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.271    -0.136    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X0Y40         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.964    -0.726    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.455    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.242    -0.213    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.187ns (41.578%)  route 0.263ns (58.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X35Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=4, routed)           0.263    -0.218    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.046    -0.172 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[5]
    SLICE_X39Y93         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.829    -0.860    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X39Y93         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.107    -0.249    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.998%)  route 0.272ns (68.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.646    -0.535    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X23Y101        FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[6]/Q
                         net (fo=1, routed)           0.272    -0.135    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X0Y40         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.964    -0.726    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.455    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.213    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_UART_packet_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y93     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y105    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y105    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y90     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y93     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y95     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y105    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y105    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y92     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y91     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_UART_packet_clk_wiz_0_2
  To Clock:  clkfbout_test_UART_packet_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_UART_packet_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    test_UART_packet_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_2
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        6.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.419ns (15.238%)  route 2.331ns (84.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.331     1.976    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y96         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y96         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.494     8.364    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X47Y95         FDCE (Recov_fdce_C_CLR)     -0.580     8.278    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X47Y95         FDCE (Recov_fdce_C_CLR)     -0.580     8.278    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X47Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X47Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X47Y95         FDCE (Recov_fdce_C_CLR)     -0.580     8.278    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X46Y95         FDCE (Recov_fdce_C_CLR)     -0.494     8.364    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X46Y95         FDCE (Recov_fdce_C_CLR)     -0.494     8.364    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X46Y95         FDCE (Recov_fdce_C_CLR)     -0.494     8.364    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.419ns (16.046%)  route 2.192ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.192     1.838    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X46Y95         FDCE (Recov_fdce_C_CLR)     -0.494     8.364    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.419ns (17.887%)  route 1.923ns (82.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.923     1.569    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y101         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.616     8.621    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y101         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y101         FDCE (Recov_fdce_C_CLR)     -0.580     8.537    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.419ns (17.887%)  route 1.923ns (82.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.355 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.923     1.569    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X9Y101         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.616     8.621    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X9Y101         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y101         FDCE (Recov_fdce_C_CLR)     -0.580     8.537    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  6.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.326%)  route 0.340ns (70.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.561    -0.620    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X32Y95         FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.479 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/Q
                         net (fo=25, routed)          0.340    -0.139    test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg_n_0
    SLICE_X32Y95         FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.829    -0.860    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X32Y95         FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
                         clock pessimism              0.240    -0.620    
    SLICE_X32Y95         FDCE (Remov_fdce_C_CLR)     -0.092    -0.712    test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.128ns (15.670%)  route 0.689ns (84.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.689     0.280    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.831    -0.859    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.146    -0.501    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.128ns (12.200%)  route 0.921ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.921     0.512    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.831    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.121    -0.475    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.128ns (12.200%)  route 0.921ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.921     0.512    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.831    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.121    -0.475    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.128ns (12.200%)  route 0.921ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.921     0.512    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.831    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.121    -0.475    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.128ns (12.200%)  route 0.921ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.921     0.512    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X46Y95         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.831    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X46Y95         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X46Y95         FDCE (Remov_fdce_C_CLR)     -0.121    -0.475    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.128ns (13.944%)  route 0.790ns (86.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.790     0.381    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y101        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.922    -0.767    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y101        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.270    -0.497    
    SLICE_X10Y101        FDCE (Remov_fdce_C_CLR)     -0.121    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.128ns (13.944%)  route 0.790ns (86.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.790     0.381    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y101        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.922    -0.767    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y101        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X10Y101        FDCE (Remov_fdce_C_CLR)     -0.121    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.128ns (13.944%)  route 0.790ns (86.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.790     0.381    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y101        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.922    -0.767    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y101        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.270    -0.497    
    SLICE_X10Y101        FDCE (Remov_fdce_C_CLR)     -0.121    -0.618    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.128ns (13.944%)  route 0.790ns (86.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y105        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.409 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.790     0.381    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y101        FDPE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.922    -0.767    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y101        FDPE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.270    -0.497    
    SLICE_X10Y101        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.622    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  1.003    





