/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_dma_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:48p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_raaga_dsp_dma_1.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:48p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_DMA_1_H__
#define BCHP_RAAGA_DSP_DMA_1_H__

/***************************************************************************
 *RAAGA_DSP_DMA_1 - Raaga DMA registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_DMA_1_QUEUE_PRIORITY      0x00d21400 /* Priority of DMA Queues */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q0 0x00d21440 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q0 0x00d21444 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q0         0x00d21448 /* DMA Source Address Register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q0        0x00d2144c /* DMA destination address register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q0         0x00d21450 /* DMA transfer enable register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q0         0x00d21454 /* DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q0  0x00d21458 /* DMA-Token-ID completion status register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q0     0x00d2145c /* DMA-Token-ID clear for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q0     0x00d21460 /* DMA-Token-ID Set for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q1 0x00d21480 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q1 0x00d21484 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q1         0x00d21488 /* DMA Source Address Register for DMA command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q1        0x00d2148c /* DMA destination address register for DMA Command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q1         0x00d21490 /* DMA transfer enable register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q1         0x00d21494 /* DMA transfer progress register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q1  0x00d21498 /* DMA-Token-ID completion status register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q1     0x00d2149c /* DMA-Token-ID clear for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q1     0x00d214a0 /* DMA-Token-ID Set for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q2 0x00d214c0 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q2 0x00d214c4 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q2         0x00d214c8 /* DMA Source Address Register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q2        0x00d214cc /* DMA destination address register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q2         0x00d214d0 /* DMA transfer enable register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q2         0x00d214d4 /* DMA transfer progress register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q2  0x00d214d8 /* DMA-Token-ID completion status register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q2     0x00d214dc /* DMA-Token-ID clear for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q2     0x00d214e0 /* DMA-Token-ID Set for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q3 0x00d21500 /* DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q3 0x00d21504 /* DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q3         0x00d21508 /* DMA Source Address Register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q3        0x00d2150c /* DMA destination address register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q3         0x00d21510 /* DMA transfer enable register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q3         0x00d21514 /* DMA transfer progress register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q3  0x00d21518 /* DMA-Token-ID completion status register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q3     0x00d2151c /* DMA-Token-ID clear for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q3     0x00d21520 /* DMA-Token-ID Set for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_IF_CONFIG       0x00d21540 /* Configuration register SCB0/1 MS bits programming and stripe width selection */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR0 0x00d21544 /* DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR1 0x00d21548 /* DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR2 0x00d2154c /* DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR3 0x00d21550 /* DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR4 0x00d21554 /* DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR5 0x00d21558 /* DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR6 0x00d2155c /* DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR7 0x00d21560 /* DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY0    0x00d21564 /* NMBY for DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY1    0x00d21568 /* NMBY for DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY2    0x00d2156c /* NMBY for DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY3    0x00d21570 /* NMBY for DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY4    0x00d21574 /* NMBY for DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY5    0x00d21578 /* NMBY for DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY6    0x00d2157c /* NMBY for DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY7    0x00d21580 /* NMBY for DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_VQ4 0x00d215a0 /* DMA maximum SCB command burst size for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_VQ4 0x00d215a4 /* DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 4. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_VQ4        0x00d215a8 /* DMA Source Address Register for Video Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_VQ4       0x00d215ac /* DMA destination address register for Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_VQ4        0x00d215b0 /* DMA transfer enable register for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_VQ4        0x00d215b4 /* DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_VQ4 0x00d215b8 /* DMA-Token-ID completion status register for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_VQ4    0x00d215bc /* DMA-Token-ID clear for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_VQ4    0x00d215c0 /* DMA-Token-ID Set for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR1_VQ4       0x00d215c4 /* DMA Address1 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR2_VQ4       0x00d215c8 /* DMA Address2 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM1_VQ4 0x00d215cc /* Video Patch offset register for Video Queue 4 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM2_VQ4 0x00d215d0 /* Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_VQ5 0x00d215f0 /* DMA maximum SCB command burst size for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_VQ5 0x00d215f4 /* DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 5. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_VQ5        0x00d215f8 /* DMA Source Address Register for Video Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_VQ5       0x00d215fc /* DMA destination address register for Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_VQ5        0x00d21600 /* DMA transfer enable register for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_VQ5        0x00d21604 /* DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_VQ5 0x00d21608 /* DMA-Token-ID completion status register for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_VQ5    0x00d2160c /* DMA-Token-ID clear for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_VQ5    0x00d21610 /* DMA-Token-ID Set for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR1_VQ5       0x00d21614 /* DMA Address1 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR2_VQ5       0x00d21618 /* DMA Address2 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM1_VQ5 0x00d2161c /* Video Patch offset register for Video Queue 5 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM2_VQ5 0x00d21620 /* Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_RD_STALL_CNTR  0x00d21640 /* DMA DMEM Read Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_WR_STALL_CNTR  0x00d21644 /* DMA DMEM Write Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_PRIORITY_INVERSION_EN 0x00d21648 /* DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register */
#define BCHP_RAAGA_DSP_DMA_1_ABORT               0x00d2164c /* DMA Queues Abort Enable Register */
#define BCHP_RAAGA_DSP_DMA_1_STATUS              0x00d21650 /* Status of all DMA Queues */
#define BCHP_RAAGA_DSP_DMA_1_ERROR_STATUS        0x00d21654 /* DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_1_ERROR_CLR           0x00d21658 /* DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS0        0x00d2165c /* DMA Debug Register for DMA Command Queues. */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS1        0x00d21660 /* DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS2        0x00d21664 /* DMA Debug Register for DMA Write Data-path module. */

#endif /* #ifndef BCHP_RAAGA_DSP_DMA_1_H__ */

/* End of File */
