// Seed: 1945517794
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    input  tri  id_2
);
  assign id_1 = id_2#(.id_2(id_0 - 1));
  module_2 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_14 = 0;
endmodule
program module_1 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wor id_4
);
  bit id_6 = id_6;
  logic [7:0] id_7;
  always id_6 <= -1;
  assign id_2 = id_7[-1'h0];
  wire id_8, id_9;
  xor primCall (id_1, id_0, id_6, id_8, id_9, id_7, id_3);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    output wand id_1,
    input wire id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    output tri0 id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input wire id_13,
    input wor id_14,
    input supply1 id_15,
    output wor id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wire id_19,
    output tri id_20
);
endmodule
