{"Source Block": ["hdl/library/common/ad_gt_es.v@689:873@HdlStmProcess", "    end\n  end\n\n  // drp signals controlled by the fsm\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_es_drp_sel <= 'd0;\n      up_es_drp_wr <= 'd0;\n      up_es_drp_addr <= 'd0;\n      up_es_drp_wdata <= 'd0;\n    end else begin\n      case (up_es_fsm)\n        ES_FSM_CTRLINIT_READ: begin \n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_CTRLINIT_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          if (GTH_GTX_N == 1) begin\n          up_es_drp_wdata <= {up_es_ctrl_rdata[15:10], 2'b11, up_es_ctrl_rdata[7:5], up_es_prescale};\n          end else begin\n          up_es_drp_wdata <= {up_es_ctrl_rdata[15:10], 2'b11, up_es_ctrl_rdata[7:0]};\n          end\n        end\n        ES_FSM_SDATA0_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_SDATA0_ADDR;\n          up_es_drp_wdata <= up_es_sdata0;\n        end\n        ES_FSM_SDATA1_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_SDATA1_ADDR;\n          up_es_drp_wdata <= up_es_sdata1;\n        end\n        ES_FSM_SDATA2_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_SDATA2_ADDR;\n          up_es_drp_wdata <= up_es_sdata2;\n        end\n        ES_FSM_SDATA3_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_SDATA3_ADDR;\n          up_es_drp_wdata <= up_es_sdata3;\n        end\n        ES_FSM_SDATA4_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_SDATA4_ADDR;\n          up_es_drp_wdata <= up_es_sdata4;\n        end\n        ES_FSM_QDATA0_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_QDATA0_ADDR;\n          up_es_drp_wdata <= up_es_qdata0;\n        end\n        ES_FSM_QDATA1_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_QDATA1_ADDR;\n          up_es_drp_wdata <= up_es_qdata1;\n        end\n        ES_FSM_QDATA2_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_QDATA2_ADDR;\n          up_es_drp_wdata <= up_es_qdata2;\n        end\n        ES_FSM_QDATA3_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_QDATA3_ADDR;\n          up_es_drp_wdata <= up_es_qdata3;\n        end\n        ES_FSM_QDATA4_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_QDATA4_ADDR;\n          up_es_drp_wdata <= up_es_qdata4;\n        end\n        ES_FSM_HOFFSET_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_HOFFSET_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_HOFFSET_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_HOFFSET_ADDR;\n          if (GTH_GTX_N == 1) begin\n          up_es_drp_wdata <= {up_es_hoffset, up_es_hoffset_rdata[3:0]};\n          end else begin\n          up_es_drp_wdata <= {up_es_hoffset_rdata[15:12], up_es_hoffset};\n          end\n        end\n        ES_FSM_VOFFSET_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_VOFFSET_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_VOFFSET_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_VOFFSET_ADDR;\n          if (GTH_GTX_N == 1) begin\n          up_es_drp_wdata <= {up_es_voffset_rdata[15:11], up_es_voffset_s[7], up_es_ut_s, up_es_voffset_s[6:0], up_es_voffset_range};\n          end else begin\n          up_es_drp_wdata <= {up_es_prescale, up_es_voffset_rdata[10:9], up_es_ut_s, up_es_voffset_s};\n          end\n        end\n        ES_FSM_CTRLSTART_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_CTRLSTART_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          if (GTH_GTX_N == 1) begin\n          up_es_drp_wdata <= {6'd1, up_es_ctrl_rdata[9:0]};\n          end else begin\n          up_es_drp_wdata <= {up_es_ctrl_rdata[15:6], 6'd1};\n          end\n        end\n        ES_FSM_STATUS_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_STATUS_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_CTRLSTOP_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_CTRLSTOP_WRITE: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b1;\n          up_es_drp_addr <= ES_DRP_CTRL_ADDR;\n          if (GTH_GTX_N == 1) begin\n          up_es_drp_wdata <= {6'd0, up_es_ctrl_rdata[9:0]};\n          end else begin\n          up_es_drp_wdata <= {up_es_ctrl_rdata[15:6], 6'd0};\n          end\n        end\n        ES_FSM_SCNT_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_SCNT_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        ES_FSM_ECNT_READ: begin\n          up_es_drp_sel <= 1'b1;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= ES_DRP_ECNT_ADDR;\n          up_es_drp_wdata <= 16'h0000;\n        end\n        default: begin\n          up_es_drp_sel <= 1'b0;\n          up_es_drp_wr <= 1'b0;\n          up_es_drp_addr <= 9'h000;\n          up_es_drp_wdata <= 16'h0000;\n        end\n      endcase\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[712, "          if (GTH_GTX_N == 1) begin\n"], [713, "          up_es_drp_wdata <= {up_es_ctrl_rdata[15:10], 2'b11, up_es_ctrl_rdata[7:5], up_es_prescale};\n"], [788, "          if (GTH_GTX_N == 1) begin\n"], [804, "          if (GTH_GTX_N == 1) begin\n"], [805, "          up_es_drp_wdata <= {up_es_voffset_rdata[15:11], up_es_voffset_s[7], up_es_ut_s, up_es_voffset_s[6:0], up_es_voffset_range};\n"], [807, "          up_es_drp_wdata <= {up_es_prescale, up_es_voffset_rdata[10:9], up_es_ut_s, up_es_voffset_s};\n"], [820, "          if (GTH_GTX_N == 1) begin\n"], [842, "          if (GTH_GTX_N == 1) begin\n"]], "Add": [[713, "          if (GTH_OR_GTX_N == 1) begin\n"], [713, "          up_es_drp_wdata <= {up_es_ctrl_rdata[15:10], 2'b11,\n"], [713, "            up_es_ctrl_rdata[7:5], up_es_prescale};\n"], [788, "          if (GTH_OR_GTX_N == 1) begin\n"], [805, "          if (GTH_OR_GTX_N == 1) begin\n"], [805, "          up_es_drp_wdata <= {up_es_voffset_rdata[15:11], up_es_voffset_s[7],\n"], [805, "            up_es_ut_s, up_es_voffset_s[6:0], up_es_voffset_range};\n"], [807, "          up_es_drp_wdata <= {up_es_prescale, up_es_voffset_rdata[10:9],\n"], [807, "            up_es_ut_s, up_es_voffset_s};\n"], [820, "          if (GTH_OR_GTX_N == 1) begin\n"], [842, "          if (GTH_OR_GTX_N == 1) begin\n"]]}}