#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun  3 14:05:20 2023
# Process ID: 28192
# Current directory: C:/Users/pen/Desktop/FPGA/IFU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28096 C:\Users\pen\Desktop\FPGA\IFU\IFU.xpr
# Log file: C:/Users/pen/Desktop/FPGA/IFU/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/IFU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/IFU/IFU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 4 34018000
60 4 34018000
62 4 34018000
64 4 34018000
66 8 10c00
68 8 10c00
70 8 10c00
72 8 10c00
74 c 34210010
76 c 34210010
78 c 34210010
80 c 34210010
82 10 34028000
84 10 34028000
86 10 34028000
88 10 34028000
90 14 21400
92 14 21400
94 14 21400
96 14 21400
98 18 34420001
100 18 34420001
102 18 34420001
104 18 34420001
106 e09c xxxxxxxx
108 e09c xxxxxxxx
110 e09c xxxxxxxx
112 e09c xxxxxxxx
114 xxxxxxxx xxxxxxxx
116 xxxxxxxx xxxxxxxx
118 xxxxxxxx xxxxxxxx
120 xxxxxxxx xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
$finish called at time : 300 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 813.309 ; gain = 34.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 875.121 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:72]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/xsim.dir/IFU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/xsim.dir/IFU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun  3 14:07:13 2023. For additional details about this file, please refer to the WebTalk help file at C:/PenProgram/Xilinx/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  3 14:07:13 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 875.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 0 0
60 0 0
62 0 0
64 0 0
66 4 34018000
68 4 34018000
70 4 34018000
72 4 34018000
74 8 10c00
76 8 10c00
78 8 10c00
80 8 10c00
82 c 34210010
84 c 34210010
86 c 34210010
88 c 34210010
90 10 34028000
92 10 34028000
94 10 34028000
96 10 34028000
98 14 21400
100 14 21400
102 14 21400
104 14 21400
106 18 34420001
108 18 34420001
110 18 34420001
112 18 34420001
114 e09c xxxxxxxx
116 e09c xxxxxxxx
118 e09c xxxxxxxx
120 e09c xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
$finish called at time : 308 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 876.285 ; gain = 1.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 0
4 0 0
6 0 0
8 0 0
10 4 34018000
12 4 34018000
14 4 34018000
16 4 34018000
18 a0000 xxxxxxxx
20 a0000 xxxxxxxx
22 a0000 xxxxxxxx
24 a0000 xxxxxxxx
26 xxxxxxX xxxxxxxx
28 xxxxxxX xxxxxxxx
30 xxxxxxX xxxxxxxx
32 xxxxxxX xxxxxxxx
34 xxxxxxX xxxxxxxx
36 xxxxxxX xxxxxxxx
38 xxxxxxX xxxxxxxx
40 xxxxxxX xxxxxxxx
42 xxxxxxX xxxxxxxx
44 xxxxxxX xxxxxxxx
46 xxxxxxX xxxxxxxx
48 xxxxxxX xxxxxxxx
50 xxxxxxX xxxxxxxx
52 xxxxxxX xxxxxxxx
54 xxxxxxX xxxxxxxx
56 xxxxxxX xxxxxxxx
58 xxxxxxX xxxxxxxx
60 xxxxxxX xxxxxxxx
62 xxxxxxX xxxxxxxx
64 xxxxxxX xxxxxxxx
66 xxxxxxX xxxxxxxx
68 xxxxxxX xxxxxxxx
70 xxxxxxX xxxxxxxx
72 xxxxxxX xxxxxxxx
74 xxxxxxxx xxxxxxxx
76 xxxxxxxx xxxxxxxx
78 xxxxxxxx xxxxxxxx
80 xxxxxxxx xxxxxxxx
82 xxxxxxxx xxxxxxxx
84 xxxxxxxx xxxxxxxx
86 xxxxxxxx xxxxxxxx
88 xxxxxxxx xxxxxxxx
90 xxxxxxxx xxxxxxxx
92 xxxxxxxx xxxxxxxx
94 xxxxxxxx xxxxxxxx
96 xxxxxxxx xxxxxxxx
98 xxxxxxxx xxxxxxxx
100 xxxxxxxx xxxxxxxx
102 xxxxxxxx xxxxxxxx
104 xxxxxxxx xxxxxxxx
106 xxxxxxxx xxxxxxxx
108 xxxxxxxx xxxxxxxx
110 xxxxxxxx xxxxxxxx
112 xxxxxxxx xxxxxxxx
114 xxxxxxxx xxxxxxxx
116 xxxxxxxx xxxxxxxx
118 xxxxxxxx xxxxxxxx
120 xxxxxxxx xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
$finish called at time : 266 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 0 0
60 0 0
62 0 0
64 0 0
66 4 34018000
68 4 34018000
70 4 34018000
72 4 34018000
74 a0000 xxxxxxxx
76 a0000 xxxxxxxx
78 a0000 xxxxxxxx
80 a0000 xxxxxxxx
82 xxxxxxX xxxxxxxx
84 xxxxxxX xxxxxxxx
86 xxxxxxX xxxxxxxx
88 xxxxxxX xxxxxxxx
90 xxxxxxX xxxxxxxx
92 xxxxxxX xxxxxxxx
94 xxxxxxX xxxxxxxx
96 xxxxxxX xxxxxxxx
98 xxxxxxX xxxxxxxx
100 xxxxxxX xxxxxxxx
102 xxxxxxX xxxxxxxx
104 xxxxxxX xxxxxxxx
106 xxxxxxX xxxxxxxx
108 xxxxxxX xxxxxxxx
110 xxxxxxX xxxxxxxx
112 xxxxxxX xxxxxxxx
114 xxxxxxX xxxxxxxx
116 xxxxxxX xxxxxxxx
118 xxxxxxX xxxxxxxx
120 xxxxxxX xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
$finish called at time : 318 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 0 0
60 0 0
62 0 0
64 0 0
66 4 34018000
68 4 34018000
70 4 34018000
72 4 34018000
74 a0000 xxxxxxxx
76 a0000 xxxxxxxx
78 a0000 xxxxxxxx
80 a0000 xxxxxxxx
82 xxxxxxX xxxxxxxx
84 xxxxxxX xxxxxxxx
86 xxxxxxX xxxxxxxx
88 xxxxxxX xxxxxxxx
90 xxxxxxX xxxxxxxx
92 xxxxxxX xxxxxxxx
94 xxxxxxX xxxxxxxx
96 xxxxxxX xxxxxxxx
98 xxxxxxX xxxxxxxx
100 xxxxxxX xxxxxxxx
102 xxxxxxX xxxxxxxx
104 xxxxxxX xxxxxxxx
106 xxxxxxX xxxxxxxx
108 xxxxxxX xxxxxxxx
110 xxxxxxX xxxxxxxx
112 xxxxxxX xxxxxxxx
114 xxxxxxX xxxxxxxx
116 xxxxxxX xxxxxxxx
118 xxxxxxX xxxxxxxx
120 xxxxxxX xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
$finish called at time : 318 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 0
4 0 0
6 0 0
8 0 0
10 4 34018000
12 4 34018000
14 4 34018000
16 4 34018000
18 8 10c00
20 8 10c00
22 8 10c00
24 8 10c00
26 c 34210010
28 c 34210010
30 c 34210010
32 c 34210010
34 10 34028000
36 10 34028000
38 10 34028000
40 10 34028000
42 14 21400
44 14 21400
46 14 21400
48 14 21400
50 18 34420001
52 18 34420001
54 18 34420001
56 18 34420001
58 1c 411821
60 1c 411821
62 1c 411821
64 1c 411821
66 20 222023
68 20 222023
70 20 222023
72 20 222023
74 24 810824
76 24 810824
78 24 810824
80 24 810824
82 28 40182b
84 28 40182b
86 28 40182b
88 28 40182b
90 2c 34034455
92 2c 34034455
94 2c 34034455
96 2c 34034455
98 30 31c00
100 30 31c00
102 30 31c00
104 30 31c00
106 34 34636677
108 34 34636677
110 34 34636677
112 34 34636677
114 38 ac030008
116 38 ac030008
118 38 ac030008
120 38 ac030008
122 xxxxxxX xxxxxxxx
124 xxxxxxX xxxxxxxx
126 xxxxxxX xxxxxxxx
128 xxxxxxX xxxxxxxx
130 xxxxxxX xxxxxxxx
132 xxxxxxX xxxxxxxx
134 xxxxxxX xxxxxxxx
136 xxxxxxX xxxxxxxx
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
$finish called at time : 318 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.121 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 0
4 0 0
6 0 0
8 0 0
10 4 34018000
12 4 34018000
14 4 34018000
16 4 34018000
18 8 10c00
20 8 10c00
22 8 10c00
24 8 10c00
26 c 34210010
28 c 34210010
30 c 34210010
32 c 34210010
34 10 34028000
36 10 34028000
38 10 34028000
40 10 34028000
42 14 21400
44 14 21400
46 14 21400
48 14 21400
50 18 34420001
52 18 34420001
54 18 34420001
56 18 34420001
58 1c 411821
60 1c 411821
62 1c 411821
64 1c 411821
66 20 222023
68 20 222023
70 20 222023
72 20 222023
74 24 810824
76 24 810824
78 24 810824
80 24 810824
82 28 40182b
84 28 40182b
86 28 40182b
88 28 40182b
90 2c 34034455
92 2c 34034455
94 2c 34034455
96 2c 34034455
98 30 31c00
100 30 31c00
102 30 31c00
104 30 31c00
106 34 34636677
108 34 34636677
110 34 34636677
112 34 34636677
114 38 ac030008
116 38 ac030008
118 38 ac030008
120 38 ac030008
122 3c 8c010008
124 3c 8c010008
126 3c 8c010008
128 3c 8c010008
130 xxxxxxX xxxxxxxx
132 xxxxxxX xxxxxxxx
134 xxxxxxX xxxxxxxx
136 xxxxxxX xxxxxxxx
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
$finish called at time : 326 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 0
4 0 0
6 0 0
8 0 0
10 4 34018000
12 4 34018000
14 4 34018000
16 4 34018000
18 8 10c00
20 8 10c00
22 8 10c00
24 8 10c00
26 c 34210010
28 c 34210010
30 c 34210010
32 c 34210010
34 10 34028000
36 10 34028000
38 10 34028000
40 10 34028000
42 14 21400
44 14 21400
46 14 21400
48 14 21400
50 18 34420001
52 18 34420001
54 18 34420001
56 18 34420001
58 1c 411821
60 1c 411821
62 1c 411821
64 1c 411821
66 20 222023
68 20 222023
70 20 222023
72 20 222023
74 24 810824
76 24 810824
78 24 810824
80 24 810824
82 28 40182b
84 28 40182b
86 28 40182b
88 28 40182b
90 2c 34034455
92 2c 34034455
94 2c 34034455
96 2c 34034455
98 30 31c00
100 30 31c00
102 30 31c00
104 30 31c00
106 34 34636677
108 34 34636677
110 34 34636677
112 34 34636677
114 38 ac030008
116 38 ac030008
118 38 ac030008
120 38 ac030008
122 3c 8c010008
124 3c 8c010008
126 3c 8c010008
128 3c 8c010008
130 40 8000012
132 40 8000012
134 40 8000012
136 40 8000012
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxX xxxxxxxx
180 xxxxxxX xxxxxxxx
182 xxxxxxX xxxxxxxx
184 xxxxxxX xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
326 xxxxxxxx xxxxxxxx
328 xxxxxxxx xxxxxxxx
330 xxxxxxxx xxxxxxxx
332 xxxxxxxx xxxxxxxx
$finish called at time : 334 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 988.863 ; gain = 0.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 34018000
4 0 34018000
6 0 34018000
8 0 34018000
10 4 10c00
12 4 10c00
14 4 10c00
16 4 10c00
18 8 34210010
20 8 34210010
22 8 34210010
24 8 34210010
26 c 34028000
28 c 34028000
30 c 34028000
32 c 34028000
34 10 21400
36 10 21400
38 10 21400
40 10 21400
42 14 34420001
44 14 34420001
46 14 34420001
48 14 34420001
50 18 411821
52 18 411821
54 18 411821
56 18 411821
58 1c 222023
60 1c 222023
62 1c 222023
64 1c 222023
66 20 810824
68 20 810824
70 20 810824
72 20 810824
74 24 40182b
76 24 40182b
78 24 40182b
80 24 40182b
82 28 34034455
84 28 34034455
86 28 34034455
88 28 34034455
90 2c 31c00
92 2c 31c00
94 2c 31c00
96 2c 31c00
98 30 34636677
100 30 34636677
102 30 34636677
104 30 34636677
106 34 ac030008
108 34 ac030008
110 34 ac030008
112 34 ac030008
114 38 8c010008
116 38 8c010008
118 38 8c010008
120 38 8c010008
122 3c 8000012
124 3c 8000012
126 3c 8000012
128 3c 8000012
130 40 34050002
132 40 34050002
134 40 34050002
136 40 34050002
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxX xxxxxxxx
180 xxxxxxX xxxxxxxx
182 xxxxxxX xxxxxxxx
184 xxxxxxX xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
326 xxxxxxxx xxxxxxxx
328 xxxxxxxx xxxxxxxx
330 xxxxxxxx xxxxxxxx
332 xxxxxxxx xxxxxxxx
$finish called at time : 334 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 34018000
4 0 34018000
6 0 34018000
8 0 34018000
10 4 10c00
12 4 10c00
14 4 10c00
16 4 10c00
18 8 34210010
20 8 34210010
22 8 34210010
24 8 34210010
26 c 34028000
28 c 34028000
30 c 34028000
32 c 34028000
34 10 21400
36 10 21400
38 10 21400
40 10 21400
42 14 34420001
44 14 34420001
46 14 34420001
48 14 34420001
50 18 411821
52 18 411821
54 18 411821
56 18 411821
58 1c 222023
60 1c 222023
62 1c 222023
64 1c 222023
66 20 810824
68 20 810824
70 20 810824
72 20 810824
74 24 40182b
76 24 40182b
78 24 40182b
80 24 40182b
82 28 34034455
84 28 34034455
86 28 34034455
88 28 34034455
90 2c 31c00
92 2c 31c00
94 2c 31c00
96 2c 31c00
98 30 34636677
100 30 34636677
102 30 34636677
104 30 34636677
106 34 ac030008
108 34 ac030008
110 34 ac030008
112 34 ac030008
114 38 8c010008
116 38 8c010008
118 38 8c010008
120 38 8c010008
122 3c 8000012
124 3c 8000012
126 3c 8000012
128 3c 8000012
130 xxxxxxX xxxxxxxx
132 xxxxxxX xxxxxxxx
134 xxxxxxX xxxxxxxx
136 xxxxxxX xxxxxxxx
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
$finish called at time : 326 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 34018000
4 0 34018000
6 0 34018000
8 0 34018000
10 4 10c00
12 4 10c00
14 4 10c00
16 4 10c00
18 8 34210010
20 8 34210010
22 8 34210010
24 8 34210010
26 c 34028000
28 c 34028000
30 c 34028000
32 c 34028000
34 10 21400
36 10 21400
38 10 21400
40 10 21400
42 14 34420001
44 14 34420001
46 14 34420001
48 14 34420001
50 18 411821
52 18 411821
54 18 411821
56 18 411821
58 1c 222023
60 1c 222023
62 1c 222023
64 1c 222023
66 20 810824
68 20 810824
70 20 810824
72 20 810824
74 24 40182b
76 24 40182b
78 24 40182b
80 24 40182b
82 28 34034455
84 28 34034455
86 28 34034455
88 28 34034455
90 2c 31c00
92 2c 31c00
94 2c 31c00
96 2c 31c00
98 30 34636677
100 30 34636677
102 30 34636677
104 30 34636677
106 34 ac030008
108 34 ac030008
110 34 ac030008
112 34 ac030008
114 38 8c010008
116 38 8c010008
118 38 8c010008
120 38 8c010008
122 3c 8000012
124 3c 8000012
126 3c 8000012
128 3c 8000012
130 0 34018000
132 0 34018000
134 0 34018000
136 0 34018000
138 60000 xxxxxxxx
140 60000 xxxxxxxx
142 60000 xxxxxxxx
144 60000 xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
$finish called at time : 326 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
2 0 34018000
4 0 34018000
6 0 34018000
8 0 34018000
10 4 10c00
12 4 10c00
14 4 10c00
16 4 10c00
18 8 34210010
20 8 34210010
22 8 34210010
24 8 34210010
26 c 34028000
28 c 34028000
30 c 34028000
32 c 34028000
34 10 21400
36 10 21400
38 10 21400
40 10 21400
42 14 34420001
44 14 34420001
46 14 34420001
48 14 34420001
50 18 411821
52 18 411821
54 18 411821
56 18 411821
58 1c 222023
60 1c 222023
62 1c 222023
64 1c 222023
66 20 810824
68 20 810824
70 20 810824
72 20 810824
74 24 40182b
76 24 40182b
78 24 40182b
80 24 40182b
82 28 34034455
84 28 34034455
86 28 34034455
88 28 34034455
90 2c 31c00
92 2c 31c00
94 2c 31c00
96 2c 31c00
98 30 34636677
100 30 34636677
102 30 34636677
104 30 34636677
106 34 ac030008
108 34 ac030008
110 34 ac030008
112 34 ac030008
114 38 8c010008
116 38 8c010008
118 38 8c010008
120 38 8c010008
122 3c 8000012
124 3c 8000012
126 3c 8000012
128 3c 8000012
130 94 2
132 94 2
134 94 2
136 94 2
138 xxxxxxX xxxxxxxx
140 xxxxxxX xxxxxxxx
142 xxxxxxX xxxxxxxx
144 xxxxxxX xxxxxxxx
146 xxxxxxX xxxxxxxx
148 xxxxxxX xxxxxxxx
150 xxxxxxX xxxxxxxx
152 xxxxxxX xxxxxxxx
154 xxxxxxX xxxxxxxx
156 xxxxxxX xxxxxxxx
158 xxxxxxX xxxxxxxx
160 xxxxxxX xxxxxxxx
162 xxxxxxX xxxxxxxx
164 xxxxxxX xxxxxxxx
166 xxxxxxX xxxxxxxx
168 xxxxxxX xxxxxxxx
170 xxxxxxX xxxxxxxx
172 xxxxxxX xxxxxxxx
174 xxxxxxX xxxxxxxx
176 xxxxxxX xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
300 xxxxxxxx xxxxxxxx
302 xxxxxxxx xxxxxxxx
304 xxxxxxxx xxxxxxxx
306 xxxxxxxx xxxxxxxx
308 xxxxxxxx xxxxxxxx
310 xxxxxxxx xxxxxxxx
312 xxxxxxxx xxxxxxxx
314 xxxxxxxx xxxxxxxx
316 xxxxxxxx xxxxxxxx
318 xxxxxxxx xxxxxxxx
320 xxxxxxxx xxxxxxxx
322 xxxxxxxx xxxxxxxx
324 xxxxxxxx xxxxxxxx
$finish called at time : 326 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 19:15:24 2023...
