ftableid nfc_id
////nfc setting+++++++++++++++++++++++++++++++++++++++++++++++++
//echo nfc reg init
//p/x $arg_reg_list_addr
//p/x $arg_reg_pos
//echo \r\n
//set variable $arg_nfc_reg_start = $arg_reg_pos
//set variable $arg_nfc_1st_reg_start = $arg_reg_pos

////fill nfc related reg entry
udelay    0
//Delay_Entry    0

//#p/x *0x1ff8000c bit[16]= 0x1 Disable WP pin (A2) 
setbit32  (REG_BASE+0x0c) (0x1<<16)

	// 0x1ff8000c NFC pad IO setting NV is bit[2],1'b0 is single end without Vref
	//SetReg_Entry    ($arg_reg_base+0x000c)    ~(0x1f)    (0x1a)
clrbit32  (REG_BASE+0x000c)  0x1f
setbit32  (REG_BASE+0x000c)  (0x1a)
	
    //rNfcPgCfg                = 0xc1806008;
	//bit[0]=1'b1 indicate enable OTFBM control ADS bus feature.Need set to 1 in PCIE mode, 0 in SATA mode
    memw32    (REG_BASE+0x1000)     0xc1806801
	  
    //rNfcTCtrl0      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl0;
    memw32    (REG_BASE+0x1004)      0x538c8120
    
    //rNfcTCtrl1      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl1;
    memw32    (REG_BASE+0x1008)      0x0010c48c
    
    //rNfcTCtrl2      = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcTCtrl2;
    memw32    (REG_BASE+0x100c)     0x89
    
    //rNfcModeConfig  = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcModeConfig;
    memw32    (REG_BASE+0x102c)     0x0BA900
	   
    //rNfcEdoTCtrlECO          = 0x23000055;
    memw32    (REG_BASE+0x1030)      0x23000000
    
    //rNfcPRCQDelayTime        = 0x70381201;
    memw32    (REG_BASE+0x1034)     0x70381201
     
    //rNfcIODelayCtrl = g_aAsyncTConfTab[ucIfType][ucMode].ulNfcIODelayCtrl;
    //memw32    (REG_BASE+0x1038)     0x0

	//PMU NFCLK: 0-12.5M(NFPLL/16) 1-50M(NFPLL/8) 2-100M(NFPLL/4) 3-200M(NFPLL/2)
	//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3)    0x1
clrbit32  (REG_BASE+0x1f20)  0x3
setbit32  (REG_BASE+0x1f20)  0x1

//interface init/reset/pumapping/set feature/
nfcinit

nfcreset

udelay    50
//Delay_Entry      50000

nfcupdate

//set feature
nfcset    0x10    0x4 
nfcset    0x80    0x0  


//NFC Pad Driving setting CH0:0x1ff80090;CH1:0x1ff80094;CH2:0x1ff80098;CH3:0X1FF8009C
//*(volatile U32*)0x1ff8009x = 0x0f666666;
memw32    (REG_BASE+0x0090)    (0x88444444)
memw32    (REG_BASE+0x0094)    (0x88444444)
memw32    (REG_BASE+0x0098)    (0x88444444)
memw32    (REG_BASE+0x009c)    (0x88444444)	

////////////////switch to sync mode////////////////////////////////////////////////////////////////
//jason mail add jory odt enable for socket tuning bit[10]=1
memw32    (REG_BASE+0x1000)     0xe1806181

//jason mail add RDRPH to 3'b111
memw32    (REG_BASE+0x1004)     0x518c81a0

//jason mail add set TDQSRE to max bit[2:0]=3'b111
memw32    (REG_BASE+0x1008)     0x0210c36c

//Nand flash IO setting
memw32    (REG_BASE+0x100c)      0x3489

//for TOGGLE20 //ALE/CLE/WE/RE/DQ toggle mode
memw32    (REG_BASE+0x102c)    0x1F89a901 

//DDR DLYCOMP config in sync mode 0x1038bit[23:16]	
//SetReg_Entry    ($arg_reg_base+0x1038)    ~(0xff<<16)    	(0x00<<16)
clrbit32  (REG_BASE+0x1038)  0xff<<16
setbit32  (REG_BASE+0x1038)  (0x00<<16)
//DDR DLYCOMP config in sync mode	
memw32    (REG_BASE+0x1078)     	0x66666666

//set NFPLL output frequence
//rPMU(0x6c)     // NFPLL output setting
//NFPLL setting Bit[6:0]=0x1f Bit[9:8]=0x2:400MHz
//NFPLL setting Bit[6:0]=0x17 Bit[9:8]=0x2:300MHz
//NFPLL setting Bit[6:0]=0x1f Bit[9:8]=0x3:200MHz
//SetReg_Entry    ($arg_reg_base+0x1f6c)    (~(0x3<<8))   (0x2<<8)
//clrbit32  (REG_BASE+0x1f6c)  (0x3<<8)
//setbit32  (REG_BASE+0x1f6c)  (0x2<<8)
//SetReg_Entry    ($arg_reg_base+0x1f6c)    (~(0x7f<<0))   (0x1f<<0)
//clrbit32  (REG_BASE+0x1f6c)  (0x7f<<0)
//setbit32  (REG_BASE+0x1f6c)  (0x1f<<0)

memw16 (REG_BASE+0x1f6c) 0x21f
//0x1ff81f20[4] = 1'b0 ECC CLK 1x 100M
//0x1ff81f20[4] = 1'b1 ECC CLK 2x 200M
//Under 200M, use 1x, Above and equal to 200M, use 2x		
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(1<<4)    (1<<4)

setbit32  (REG_BASE+0x1f20)  (1<<4)

//0x1ff81f20[1:0] = 2'b00 NFCLK=NFPLL output /16
//0x1ff81f20[1:0] = 2'b01 NFCLK=NFPLL output /8
//0x1ff81f20[1:0] = 2'b10 NFCLK=NFPLL output /4
//0x1ff81f20[1:0] = 2'b11 NFCLK=NFPLL output /2
//rPMU(0x20)      = g_aAsyncTConfTab[ucIfType][ucMode].ulPMU20; //clock setting
//SetReg_Entry    ($arg_reg_base+0x1f20)    ~(0x3)   0x2
clrbit32  (REG_BASE+0x1f20)  0x3
setbit32  (REG_BASE+0x1f20)  0x2

 //disable NFC clock gating
    memw32    (REG_BASE+0x1070)     0x0
	memw32    (REG_BASE+0x1074)     0x0
  
 //disable command insert
	//SetReg_Entry    ($arg_reg_base+0x102c)    (~(0x1<<0))    0x1

setbit32  (REG_BASE+0x102c)  0x1
 //150M from Jason
	//memw32    (REG_BASE+0x1004)     0x518F03bd
	//memw32    (REG_BASE+0x1008)     0x0441136f
	
 //0x1ff81000 bit[0] SATA mode set to 0; PCIE mode set to 1;
	//SetReg_Entry    ($arg_reg_base+0x1000)    (~(0x1<<0))    (0x0<<0)
clrbit32  (REG_BASE+0x1000)  (0x1<<0)

	
//set $arg_nfc_1st_reg_cnt = (($arg_reg_pos-$arg_nfc_1st_reg_start)/16)
//set $arg_nfc_2nd_reg_start = $arg_reg_pos

//set $arg_nfc_reg_cnt = (($arg_reg_pos-$arg_nfc_reg_start)/16)
//set $arg_nfc_2nd_reg_cnt = (($arg_reg_pos-$arg_nfc_2nd_reg_start)/16)
