//ECNURVCORE
//Pipeline CPU

`include "define.v"

module ex_csr
(
	input						clk				,
	input						rst_n			,
	
	input	[`BUS_ADDR_MEM]		pc_i			,
	input	[`BUS_DATA_INSTR]	instr_i			,
	input	[`BUS_DATA_REG]		data_rs1_i		,
//	input	[`BUS_DATA_REG]		data_rs2_i		,
	input	[`BUS_ADDR_REG]		addr_reg_wr_i	,	
<<<<<<< HEAD
	
	input	[`BUS_ALU_OP]		csr_instr_i		,	//csrçš„æŒ‡ä»¤(6æ¡ä¹‹ä¸€)
	input	[`BUS_CSR_IMM]		csr_addr_i		,	//ç´¢å¼•CSRå¯„å­˜å™¨çš„12ä½åœ°å€
	input	[`BUS_CSR_IMMEX]	csr_imm_i		,	//é›¶æ‰©å±•åçš„ç«‹å³æ•°
	
	input						ext_irq_i		,	//å¤–éƒ¨ä¸­æ–­è¯·æ±‚
	input						sft_irq_i		,	//è½¯ä»¶ä¸­æ–­è¯·æ±‚
	input						tmr_irq_i		,	//è®¡æ—¶å™¨ä¸­æ–­è¯·æ±‚
	input  						irq_src_i		,	//ä¸­æ–­æº
	input  						exp_src_i		,	//å¼‚å¸¸æº
	
	output [`BUS_ADDR_MEM]		irq_pc_o		,	//ä¸­æ–­å…¥å£åœ°å€
	output [`BUS_ADDR_MEM]		mepc_o			,   //ä¸­æ–­è¿”å›åéœ€è¦æ‰§è¡Œçš„PC
	input  						mret_ena_i		,	//ä¸­æ–­è¿”å›ä½¿èƒ½
	
	output [`BUS_DATA_REG] 		wr_csr_nxt_o	,	//å†™å…¥CSRå¯„å­˜å™¨çš„å€¼
	output 						rd_wen_o		,	//CSRå¯„å­˜å™¨è¯»ä½¿èƒ½ï¼Œç”¨äºå›å†™
	output [`BUS_ADDR_REG]		wb_rd_idx_o		,	//å›å†™ç´¢å¼•
	output [`BUS_DATA_REG]		wb_data_o		,	//å›å†™æ•°æ®
	
	output						meie_o			,	//å¤–éƒ¨ä¸­æ–­ä½¿èƒ½
	output						msie_o			,	//è½¯ä»¶ä¸­æ–­ä½¿èƒ½
	output						mtie_o			,	//è®¡æ—¶å™¨ä¸­æ–­ä½¿èƒ½
	output						glb_irq_o			//å…¨å±€ä¸­æ–­ä½¿èƒ½
=======

	input	[`BUS_ALU_OP]		csr_instr_i		,	//csrçš„æŒ‡ä»?(6æ¡ä¹‹ä¸?)
	input	[`BUS_CSR_IMM]		csr_addr_i		,	//ç´¢å¼•CSRå¯„å­˜å™¨çš„12ä½åœ°å?
	input	[`BUS_CSR_IMMEX]	csr_imm_i		,	//é›¶æ‰©å±•åçš„ç«‹å³æ•°

	input						i_ext_irq		,	//å¤–éƒ¨ä¸­æ–­è¯·æ±‚
    input						i_sft_irq		,	//è½¯ä»¶ä¸­æ–­è¯·æ±‚
    input						i_tmr_irq		,	//è®¡æ—¶å™¨ä¸­æ–­è¯·æ±?
    input  						i_irq_src		,	//ä¸­æ–­æº?
    input  						i_exp_src		,	//å¼‚å¸¸æº?

    output [`BUS_ADDR_MEM]		o_irq_pc		,	//ä¸­æ–­å…¥å£åœ°å€
    output [`BUS_ADDR_MEM]		o_mepc			,   //ä¸­æ–­è¿”å›åéœ€è¦æ‰§è¡Œçš„PC
    input  						i_mret_ena		,	//ä¸­æ–­è¿”å›ä½¿èƒ½
	
	output [`BUS_DATA_REG] 		o_wr_csr_nxt	,	//å†™å…¥CSRå¯„å­˜å™¨çš„å€?
    output 						o_rd_wen		,	//CSRå¯„å­˜å™¨è¯»ä½¿èƒ½ï¼Œç”¨äºå›å†?
    output [`BUS_ADDR_REG]		o_wb_rd_idx		,	//å›å†™ç´¢å¼•
    output [`BUS_DATA_REG]		o_wb_data		,	//å›å†™æ•°æ®

    output						o_meie			,	//å¤–éƒ¨ä¸­æ–­ä½¿èƒ½
    output						o_msie			,	//è½¯ä»¶ä¸­æ–­ä½¿èƒ½
    output						o_mtie			,	//è®¡æ—¶å™¨ä¸­æ–­ä½¿èƒ?
    output						o_glb_irq			//å…¨å±€ä¸­æ–­ä½¿èƒ½
>>>>>>> 4ddd646c2366b6b274ae1459deac17a7cb0395e4
);


	//--------------------çœç•¥éƒ¨åˆ†ä¿¡å·çš„å£°æ˜å’Œèµ‹å€¼-------------------------
	// CSRæŒ‡ä»¤æŒ‰ç…§å¦‚ä¸‹æ’åˆ—
	// csr_instr_i = {rv32i_csrrci, rv32i_csrrsi, rv32i_csrrwi,
	//                rv32i_csrrc,  rv32i_csrrs,  rv32i_csrrw};
	
	reg		[`BUS_DATA_REG]	reg_csr_val;
	
	wire	[`BUS_DATA_REG]	w_csr_val;
	
	always@ (*) begin
		reg_csr_val <= 64'b0;
		
		if (i_SYSTEM & csr_wen) begin		
			case (csr_instr_i)
				6'h01: begin
					reg_csr_val <= data_rs1_i;						//rv32i_csrrw       
				end
				6'h02: begin
					reg_csr_val <= data_rs1_i | w_csr_val;		//rv32i_csrrs
				end
				6'h04: begin
					reg_csr_val <= ~data_rs1_i & w_csr_val;		//rv32i_csrrc
				end
				6'h08: begin
					reg_csr_val <= csr_imm_i; 						//rv32i_csrrwi
				end
				6'h10: begin
					reg_csr_val <= csr_imm_i | w_csr_val;  		//rv32i_csrrsi
				end
				6'h20: begin
					reg_csr_val <= ~csr_imm_i & w_csr_val;		//rv32i_csrrci
				end
				default: ;
			endcase
		end
	end

//	wire csr_wen  = i_EXE_vld & i_SYSTEM & (i_csr_addr[11:10] != 2'b11);
//	wire csr_rden = i_EXE_vld & i_SYSTEM;

	
	reg_csr U_reg_csr
	(
		.clk        	(clk),
		.rst_n          (rst_n),
 
		.mret_ena_i     (mret_ena_i),
 
//		.i_EXE_vld      (i_EXE_vld),
		
		//ä¸­æ–­è¯·æ±‚å’Œä¸­æ–­æº
		.ext_irq_i      (ext_irq_i),
		.sft_irq_i      (sft_irq_i),
		.tmr_irq_i      (tmr_irq_i),
		.irq_src_i      (irq_src_i & glb_irq_o),
  
		//å¼‚å¸¸æºï¼Œå¼‚å¸¸PCå’Œå¼‚å¸¸æŒ‡ä»¤  
		.exp_src_i      (exp_src_i),
		.exe_pc_i       (pc_i),
		.ir_i           (instr_i),
		
		//ä¸­æ–­PCå’Œä¸­æ–­å…¥å£åœ°å€
		.irq_pc_o       (irq_pc_o),
		.mepc_o         (mepc_o),
 
		//CSRæŒ‡ä»¤ç›¸å…³ä¿¡å·    
		.csr_rden_i     (csr_rden),
		.csr_addr_i     (csr_addr_i),
		.csr_val_i      (reg_csr_val),
		.csr_wen_i      (csr_wen),
		.csr_val_o      (w_csr_val),
	
		//ç”±mieï¼Œmstatuså¯„å­˜å™¨è¾“å‡ºçš„ä¸­æ–­ä½¿èƒ½ä¿¡å·
		.o_meie         (o_meie),
		.o_msie         (o_msie),
		.o_mtie         (o_mtie),
		.o_glb_irq      (o_glb_irq)
	);

endmodule