{:input (genetic.crossover/dumb-crossover 2141729255 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_:missing , \\wire:missing_edge , \\wire19_29_31_:missing , \\wire20_30_:missing_32 , wire21_43);\n  wire \\:missing_edge ;\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  wire \\wire10_:missing ;\n  wire wire15_18;\n  wire wire16;\n  wire wire17;\n  input \\wire19_29_31_:missing ;\n  wire \\wire19_29_31_:missing ;\n  input \\wire20_30_:missing_32 ;\n  wire \\wire20_30_:missing_32 ;\n  output wire21_43;\n  wire wire21_43;\n  wire \\wire22_39_:missing ;\n  wire \\wire23_40_44_:missing_45 ;\n  wire wire24;\n  wire \\wire25_:missing ;\n  wire wire26_8;\n  wire \\wire26_:missing ;\n  wire wire27_33_47;\n  wire wire27_38;\n  wire wire28_8;\n  wire wire29_30;\n  wire wire2_8;\n  wire \\wire2_:missing ;\n  wire wire30_36;\n  wire wire34_11;\n  wire wire34_29_31_32;\n  wire wire34_33;\n  wire wire34_35;\n  wire wire34_37;\n  wire wire34_41;\n  wire wire34_42;\n  wire wire34_5;\n  wire \\wire34_:missing_16 ;\n  wire \\wire34_:missing_17 ;\n  wire \\wire34_:missing_36 ;\n  wire \\wire34_:missing_37 ;\n  wire wire38;\n  wire wire3_12;\n  wire wire3_7_18;\n  wire wire40;\n  wire wire43_46;\n  wire wire44;\n  wire wire4_13;\n  wire wire4_15;\n  wire \\wire5_:missing ;\n  wire wire8_9_10_11;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_35_41 ;\n  wire \\wire:missing_35_46 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> wire2_8;\n  assign wire17 = 2'hx >> \\wire34_:missing_17 ;\n  assign \\wire25_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire26_:missing  = 2'h1 >> wire26_8;\n  assign wire3_12 = 2'h1 >> wire3_7_18;\n  assign wire27_38 = 2'h1 >> wire27_33_47;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_8;\n  assign wire29_30 = 4'h6 >> { wire34_29_31_32, \\wire19_29_31_:missing  };\n  assign wire30_36 = 4'h6 >> { \\wire20_30_:missing_32 , wire29_30 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire34_29_31_32, \\wire19_29_31_:missing  };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire20_30_:missing_32 , wire34_29_31_32 };\n  assign wire27_33_47 = 4'h8 >> { wire34_33, wire34_33 };\n  assign wire34_11 = 4'h2 >> { \\wire34_:missing_37 , \\wire34_:missing_36  };\n  assign \\wire:missing_35_46  = 4'h8 >> { \\wire:missing_35_41 , wire34_35 };\n  assign wire4_13 = 2'h1 >> wire4_15;\n  assign \\wire:missing_edge  = 2'hx >> \\wire23_40_44_:missing_45 ;\n  assign \\wire5_:missing  = 4'h6 >> { \\wire0_5_:missing , wire34_5 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire3_7_18 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_8  = 4'h2 >> { wire8_9_10_11, \\wire:missing_edge  };\n  assign \\wire:missing_9  = 4'h8 >> { wire8_9_10_11, \\wire:missing_edge  };\n  assign \\wire10_:missing  = 4'h8 >> { wire8_9_10_11, \\wire:missing_edge  };\n  assign \\wire22_39_:missing  = 1'h0;\n  assign \\wire23_40_44_:missing_45  = 1'h1;\n  assign wire24 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = wire27_33_47;\n  assign wire43_46 = \\wire:missing_35_46 ;\n  assign wire44 = \\wire23_40_44_:missing_45 ;\n  assign wire21_43 = wire43_46;\n  assign \\wire:missing_42  = wire34_42;\n  assign \\wire:missing_35_41  = wire34_41;\n  assign wire40 = \\wire23_40_44_:missing_45 ;\n  assign \\wire:missing_edge  = \\wire22_39_:missing ;\n  assign wire38 = wire27_38;\n  assign \\wire34_:missing_37  = wire34_37;\n  assign \\wire34_:missing_36  = wire30_36;\n  assign wire15_18 = wire3_7_18;\n  assign wire16 = \\wire34_:missing_16 ;\n  assign wire4_15 = wire15_18;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_13  = wire4_13;\n  assign \\wire:missing_edge  = wire3_12;\n  assign wire8_9_10_11 = wire34_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_5_:missing , \\wire:missing_edge , \\wire19_29_31_:missing , \\wire20_30_:missing_32 , wire21_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:5.9-5.26\" *)\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:8.8-8.17\" *)\n  wire wire15_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:11.9-11.31\" *)\n  input \\wire19_29_31_:missing ;\n  wire \\wire19_29_31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:13.9-13.31\" *)\n  input \\wire20_30_:missing_32 ;\n  wire \\wire20_30_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:15.10-15.19\" *)\n  output wire21_43;\n  wire wire21_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:17.8-17.27\" *)\n  wire \\wire22_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:18.8-18.33\" *)\n  wire \\wire23_40_44_:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:19.8-19.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:20.8-20.24\" *)\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:33.8-33.17\" *)\n  wire wire34_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:35.8-35.17\" *)\n  wire wire34_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:43.8-43.16\" *)\n  wire wire3_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:44.8-44.18\" *)\n  wire wire3_7_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:45.8-45.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:46.8-46.17\" *)\n  wire wire43_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:47.8-47.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:48.8-48.16\" *)\n  wire wire4_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:49.8-49.16\" *)\n  wire wire4_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:52.8-52.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:54.8-54.27\" *)\n  wire \\wire:missing_35_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:55.8-55.27\" *)\n  wire \\wire:missing_35_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CCBF9303.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_18 = 1'h0;\n  assign wire21_43 = 1'hx;\n  assign \\wire22_39_:missing  = 1'h0;\n  assign \\wire23_40_44_:missing_45  = 1'h1;\n  assign wire24 = 1'h0;\n  assign \\wire25_:missing  = 1'h1;\n  assign wire34_35 = 1'hx;\n  assign wire34_41 = 1'hx;\n  assign wire3_12 = 1'h0;\n  assign wire3_7_18 = 1'h0;\n  assign wire40 = 1'h1;\n  assign wire43_46 = 1'hx;\n  assign wire44 = 1'h1;\n  assign wire4_13 = 1'h1;\n  assign wire4_15 = 1'h0;\n  assign \\wire:missing_13  = 1'h1;\n  assign \\wire:missing_35_41  = 1'hx;\n  assign \\wire:missing_35_46  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:31:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk/src/top.v'.\nSBY  3:31:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] Copy '/tmp/fuzzmount2DDF5D8C/CCBF9303.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk/src/CCBF9303.v'.\nSBY  3:31:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] Copy '/tmp/fuzzmount2DDF5D8C/CCBF9303.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk/src/CCBF9303.post.v'.\nSBY  3:31:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: abc pdr\nSBY  3:31:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:31:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CCBF9303.v:71$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CCBF9303.v:71$25.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:31:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CCBF9303.v:68$22_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CCBF9303.v:68$22.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:31:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: Warning: Wire presynth.\\wire:missing_35_41 is used but has no driver.\nSBY  3:31:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: Warning: Wire presynth.\\wire34_35 is used but has no driver.\nSBY  3:31:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] base: finished (returncode=0)\nSBY  3:31:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:31:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] aig: Warning: Wire presynth.\\wire:missing_35_41 is used but has no driver.\nSBY  3:31:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] aig: Warning: Wire presynth.\\wire34_35 is used but has no driver.\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] aig: finished (returncode=0)\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: Warning: The network has no constraints.\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: finished (returncode=0)\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] engine_0: Status returned by engine: FAIL\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk'.\nSBY  3:31:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2ou6j0nk] DONE (FAIL, rc=2)\n", :err ""}}}