Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 18 00:32:36 2023
| Host         : yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.390       -5.931                     18                 1239        0.085        0.000                      0                 1239        3.750        0.000                       0                   449  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.390       -5.931                     18                 1239        0.085        0.000                      0                 1239        3.750        0.000                       0                   449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -0.390ns,  Total Violation       -5.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.335ns  (logic 2.864ns (53.680%)  route 2.471ns (46.320%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.469    15.441    mips/dp/pcreg/q_reg[29]
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.565 r  mips/dp/pcreg/q[21]_i_1__3/O
                         net (fo=1, routed)           0.000    15.565    mips/dp/r2D/q_reg[29]_1[10]
    SLICE_X13Y118        FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X13Y118        FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)        0.031    15.175    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.332ns  (logic 2.864ns (53.715%)  route 2.468ns (46.285%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.465    15.437    mips/dp/pcreg/q_reg[29]
    SLICE_X13Y119        LUT5 (Prop_lut5_I4_O)        0.124    15.561 r  mips/dp/pcreg/q[16]_i_1__3/O
                         net (fo=1, routed)           0.000    15.561    mips/dp/r2D/q_reg[29]_1[6]
    SLICE_X13Y119        FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.497    14.919    mips/dp/r2D/CLK
    SLICE_X13Y119        FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)        0.029    15.172    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -15.561    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.315ns  (logic 2.864ns (53.881%)  route 2.451ns (46.119%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.449    15.421    mips/dp/pcreg/q_reg[29]
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.545 r  mips/dp/pcreg/q[2]_i_1__9/O
                         net (fo=1, routed)           0.000    15.545    mips/dp/r2D/q_reg[29]_1[2]
    SLICE_X15Y118        FDCE                                         r  mips/dp/r2D/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X15Y118        FDCE                                         r  mips/dp/r2D/q_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X15Y118        FDCE (Setup_fdce_C_D)        0.029    15.173    mips/dp/r2D/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.315ns  (logic 2.864ns (53.881%)  route 2.451ns (46.119%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.449    15.421    mips/dp/pcreg/q_reg[29]
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124    15.545 r  mips/dp/pcreg/q[0]_i_1__7/O
                         net (fo=1, routed)           0.000    15.545    mips/dp/r2D/q_reg[29]_1[0]
    SLICE_X13Y115        FDCE                                         r  mips/dp/r2D/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.502    14.924    mips/dp/r2D/CLK
    SLICE_X13Y115        FDCE                                         r  mips/dp/r2D/q_reg[0]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X13Y115        FDCE (Setup_fdce_C_D)        0.029    15.177    mips/dp/r2D/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -15.545    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.357ns  (logic 2.864ns (53.464%)  route 2.493ns (46.536%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.490    15.462    mips/dp/pcreg/q_reg[29]
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.586 r  mips/dp/pcreg/q[18]_i_1__3/O
                         net (fo=1, routed)           0.000    15.586    mips/dp/r2D/q_reg[29]_1[8]
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[18]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)        0.079    15.223    mips/dp/r2D/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.356ns  (logic 2.864ns (53.469%)  route 2.492ns (46.531%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.490    15.462    mips/dp/pcreg/q_reg[29]
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.586 r  mips/dp/pcreg/q[13]_i_1__3/O
                         net (fo=1, routed)           0.000    15.586    mips/dp/r2D/q_reg[29]_1[5]
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[13]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)        0.081    15.225    mips/dp/r2D/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -15.586    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.353ns  (logic 2.864ns (53.504%)  route 2.489ns (46.496%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.486    15.458    mips/dp/pcreg/q_reg[29]
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.582 r  mips/dp/pcreg/q[28]_i_1__3/O
                         net (fo=1, routed)           0.000    15.582    mips/dp/r2D/q_reg[29]_1[16]
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)        0.079    15.223    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.582    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.345ns  (logic 2.864ns (53.579%)  route 2.481ns (46.421%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.479    15.451    mips/dp/pcreg/q_reg[29]
    SLICE_X12Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.575 r  mips/dp/pcreg/q[23]_i_1__3/O
                         net (fo=1, routed)           0.000    15.575    mips/dp/r2D/q_reg[29]_1[12]
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X12Y118        FDCE                                         r  mips/dp/r2D/q_reg[23]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)        0.077    15.221    mips/dp/r2D/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.330ns  (logic 2.859ns (53.636%)  route 2.471ns (46.364%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.469    15.441    mips/dp/pcreg/q_reg[29]
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.119    15.560 r  mips/dp/pcreg/q[22]_i_1__3/O
                         net (fo=1, routed)           0.000    15.560    mips/dp/r2D/q_reg[29]_1[11]
    SLICE_X13Y118        FDCE                                         r  mips/dp/r2D/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.498    14.920    mips/dp/r2D/CLK
    SLICE_X13Y118        FDCE                                         r  mips/dp/r2D/q_reg[22]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)        0.075    15.219    mips/dp/r2D/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.326ns  (logic 2.858ns (53.662%)  route 2.468ns (46.338%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 10.229 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.627    10.229    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.315    11.544 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.420    11.964    mips/dp/rf/rd20[7]
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.124    12.088 r  mips/dp/rf/eq_carry_i_21/O
                         net (fo=1, routed)           0.293    12.381    mips/dp/r2D/eq_carry_i_2_0
    SLICE_X11Y111        LUT5 (Prop_lut5_I4_O)        0.124    12.505 f  mips/dp/r2D/eq_carry_i_9/O
                         net (fo=1, routed)           0.781    13.287    mips/dp/r2D/eq_carry_i_9_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124    13.411 r  mips/dp/r2D/eq_carry_i_2_comp/O
                         net (fo=1, routed)           0.000    13.411    mips/dp/comp/S[2]
    SLICE_X11Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.809 r  mips/dp/comp/eq_carry/CO[3]
                         net (fo=1, routed)           0.000    13.809    mips/dp/comp/eq_carry_n_0
    SLICE_X11Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.923 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.923    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.151 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=6, routed)           0.508    14.659    mips/dp/r2D/CO[0]
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.313    14.972 f  mips/dp/r2D/q[29]_i_8/O
                         net (fo=18, routed)          0.465    15.437    mips/dp/pcreg/q_reg[29]
    SLICE_X13Y119        LUT5 (Prop_lut5_I4_O)        0.118    15.555 r  mips/dp/pcreg/q[17]_i_1__3/O
                         net (fo=1, routed)           0.000    15.555    mips/dp/r2D/q_reg[29]_1[7]
    SLICE_X13Y119        FDCE                                         r  mips/dp/r2D/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         1.497    14.919    mips/dp/r2D/CLK
    SLICE_X13Y119        FDCE                                         r  mips/dp/r2D/q_reg[17]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y119        FDCE (Setup_fdce_C_D)        0.075    15.218    mips/dp/r2D/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.595     1.514    mips/dp/r1M/CLK
    SLICE_X5Y111         FDCE                                         r  mips/dp/r1M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/r1M/q_reg[6]/Q
                         net (fo=2, routed)           0.128     1.783    dmd/dMemory/RAM_reg_0_63_6_6/D
    SLICE_X2Y110         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.869     2.034    dmd/dMemory/RAM_reg_0_63_6_6/WCLK
    SLICE_X2Y110         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.698    dmd/dMemory/RAM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.592     1.511    mips/dp/r1M/CLK
    SLICE_X3Y117         FDCE                                         r  mips/dp/r1M/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mips/dp/r1M/q_reg[18]/Q
                         net (fo=1, routed)           0.112     1.764    dmd/dMemory/RAM_reg_0_63_18_18/D
    SLICE_X2Y118         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.862     2.027    dmd/dMemory/RAM_reg_0_63_18_18/WCLK
    SLICE_X2Y118         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_18_18/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y118         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.671    dmd/dMemory/RAM_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.594     1.513    mips/dp/r1M/CLK
    SLICE_X3Y115         FDCE                                         r  mips/dp/r1M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r1M/q_reg[14]/Q
                         net (fo=1, routed)           0.116     1.771    dmd/dMemory/RAM_reg_0_63_14_14/D
    SLICE_X2Y115         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.865     2.030    dmd/dMemory/RAM_reg_0_63_14_14/WCLK
    SLICE_X2Y115         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y115         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.673    dmd/dMemory/RAM_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.559     1.478    mips/dp/r1M/CLK
    SLICE_X9Y121         FDCE                                         r  mips/dp/r1M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  mips/dp/r1M/q_reg[27]/Q
                         net (fo=1, routed)           0.116     1.736    dmd/dMemory/RAM_reg_0_63_27_27/D
    SLICE_X8Y121         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.828     1.993    dmd/dMemory/RAM_reg_0_63_27_27/WCLK
    SLICE_X8Y121         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_27_27/SP/CLK
                         clock pessimism             -0.501     1.491    
    SLICE_X8Y121         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.635    dmd/dMemory/RAM_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.560     1.479    mips/dp/r1M/CLK
    SLICE_X8Y120         FDCE                                         r  mips/dp/r1M/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  mips/dp/r1M/q_reg[25]/Q
                         net (fo=1, routed)           0.112     1.755    dmd/dMemory/RAM_reg_0_63_25_25/D
    SLICE_X8Y121         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.828     1.993    dmd/dMemory/RAM_reg_0_63_25_25/WCLK
    SLICE_X8Y121         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_25_25/SP/CLK
                         clock pessimism             -0.500     1.492    
    SLICE_X8Y121         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.639    dmd/dMemory/RAM_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.590     1.509    mips/dp/r1M/CLK
    SLICE_X4Y118         FDCE                                         r  mips/dp/r1M/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  mips/dp/r1M/q_reg[17]/Q
                         net (fo=1, routed)           0.120     1.757    dmd/dMemory/RAM_reg_0_63_17_17/D
    SLICE_X2Y118         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.862     2.027    dmd/dMemory/RAM_reg_0_63_17_17/WCLK
    SLICE_X2Y118         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_17_17/SP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y118         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     1.637    dmd/dMemory/RAM_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_0_0/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.363%)  route 0.192ns (57.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.594     1.513    mips/dp/r2M/CLK
    SLICE_X4Y112         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=71, routed)          0.192     1.846    dmd/dMemory/RAM_reg_0_63_0_0/A5
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.867     2.032    dmd/dMemory/RAM_reg_0_63_0_0/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.722    dmd/dMemory/RAM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_10_10/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.363%)  route 0.192ns (57.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.594     1.513    mips/dp/r2M/CLK
    SLICE_X4Y112         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=71, routed)          0.192     1.846    dmd/dMemory/RAM_reg_0_63_10_10/A5
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_10_10/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.867     2.032    dmd/dMemory/RAM_reg_0_63_10_10/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.722    dmd/dMemory/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_11_11/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.363%)  route 0.192ns (57.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.594     1.513    mips/dp/r2M/CLK
    SLICE_X4Y112         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=71, routed)          0.192     1.846    dmd/dMemory/RAM_reg_0_63_11_11/A5
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_11_11/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.867     2.032    dmd/dMemory/RAM_reg_0_63_11_11/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.722    dmd/dMemory/RAM_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dMemory/RAM_reg_0_63_12_12/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.363%)  route 0.192ns (57.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.594     1.513    mips/dp/r2M/CLK
    SLICE_X4Y112         FDCE                                         r  mips/dp/r2M/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=71, routed)          0.192     1.846    dmd/dMemory/RAM_reg_0_63_12_12/A5
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_12_12/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=448, routed)         0.867     2.032    dmd/dMemory/RAM_reg_0_63_12_12/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dMemory/RAM_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.722    dmd/dMemory/RAM_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y107    dmd/mux7seg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y109    dmd/mux7seg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y109    dmd/mux7seg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y110    dmd/mux7seg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y110    dmd/mux7seg/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y110    dmd/mux7seg/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y110    dmd/mux7seg/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y112    mips/dp/r1E/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y112   mips/dp/r1E/q_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y117   mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y113   mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y113   mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y113   mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y113   mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y116   mips/dp/rf/rf_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    dmd/dMemory/RAM_reg_0_63_28_28/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    dmd/dMemory/RAM_reg_0_63_29_29/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    dmd/dMemory/RAM_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y121    dmd/dMemory/RAM_reg_0_63_30_30/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dMemory/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dMemory/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dMemory/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dMemory/RAM_reg_0_63_12_12/SP/CLK



