--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

I:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1503 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.444ns.
--------------------------------------------------------------------------------

Paths for end point _i000001/counter_13 (SLICE_X13Y27.C6), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_4 (FF)
  Destination:          _i000001/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_4 to _i000001/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.BQ      Tcko                  0.430   _i000001/counter<6>
                                                       _i000001/counter_4
    SLICE_X12Y29.A1      net (fanout=32)       1.310   _i000001/counter<4>
    SLICE_X12Y29.COUT    Topcya                0.474   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_lut<4>_INV_0
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.COUT    Tbyp                  0.093   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.BMUX    Tcinb                 0.310   _i000001/counter<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_xor<13>
    SLICE_X13Y27.D3      net (fanout=1)        0.997   _i000001/GND_2_o_GND_2_o_sub_5_OUT<13>
    SLICE_X13Y27.D       Tilo                  0.259   _i000001/counter<13>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT51
    SLICE_X13Y27.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<13>
    SLICE_X13Y27.CLK     Tas                   0.373   _i000001/counter<13>
                                                       _i000001/counter_13_glue_rst
                                                       _i000001/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.939ns logic, 2.456ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_1 (FF)
  Destination:          _i000001/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_1 to _i000001/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.430   _i000001/counter<2>
                                                       _i000001/counter_1
    SLICE_X12Y28.B1      net (fanout=13)       1.026   _i000001/counter<1>
    SLICE_X12Y28.COUT    Topcyb                0.483   _i000001/counter_4_1
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_lut<1>_INV_0
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<3>
    SLICE_X12Y29.COUT    Tbyp                  0.093   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.COUT    Tbyp                  0.093   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.BMUX    Tcinb                 0.310   _i000001/counter<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_xor<13>
    SLICE_X13Y27.D3      net (fanout=1)        0.997   _i000001/GND_2_o_GND_2_o_sub_5_OUT<13>
    SLICE_X13Y27.D       Tilo                  0.259   _i000001/counter<13>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT51
    SLICE_X13Y27.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<13>
    SLICE_X13Y27.CLK     Tas                   0.373   _i000001/counter<13>
                                                       _i000001/counter_13_glue_rst
                                                       _i000001/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (2.041ns logic, 2.175ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_8 (FF)
  Destination:          _i000001/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_8 to _i000001/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.430   _i000001/counter<9>
                                                       _i000001/counter_8
    SLICE_X12Y30.A5      net (fanout=52)       1.168   _i000001/counter<8>
    SLICE_X12Y30.COUT    Topcya                0.474   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_lut<8>_INV_0
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X12Y31.BMUX    Tcinb                 0.310   _i000001/counter<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_xor<13>
    SLICE_X13Y27.D3      net (fanout=1)        0.997   _i000001/GND_2_o_GND_2_o_sub_5_OUT<13>
    SLICE_X13Y27.D       Tilo                  0.259   _i000001/counter<13>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT51
    SLICE_X13Y27.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<13>
    SLICE_X13Y27.CLK     Tas                   0.373   _i000001/counter<13>
                                                       _i000001/counter_13_glue_rst
                                                       _i000001/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (1.846ns logic, 2.311ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/counter_1 (SLICE_X13Y24.B2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_1 (FF)
  Destination:          _i000001/counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_1 to _i000001/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.430   _i000001/counter<2>
                                                       _i000001/counter_1
    SLICE_X12Y28.B1      net (fanout=13)       1.026   _i000001/counter<1>
    SLICE_X12Y28.BMUX    Topbb                 0.464   _i000001/counter_4_1
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_lut<1>_INV_0
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<3>
    SLICE_X12Y23.D3      net (fanout=2)        1.061   _i000001/GND_2_o_GND_2_o_sub_5_OUT<1>
    SLICE_X12Y23.D       Tilo                  0.254   N68
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT61_SW0
    SLICE_X13Y24.B2      net (fanout=1)        0.760   N68
    SLICE_X13Y24.CLK     Tas                   0.373   _i000001/counter<2>
                                                       _i000001/counter_1_glue_rst
                                                       _i000001/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.521ns logic, 2.847ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_0 (FF)
  Destination:          _i000001/counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_0 to _i000001/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.CQ      Tcko                  0.476   _i000001/counter_3_1
                                                       _i000001/counter_0
    SLICE_X12Y28.A4      net (fanout=5)        0.548   _i000001/counter<0>
    SLICE_X12Y28.BMUX    Topab                 0.532   _i000001/counter_4_1
                                                       _i000001/counter<0>_rt
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<3>
    SLICE_X12Y23.D3      net (fanout=2)        1.061   _i000001/GND_2_o_GND_2_o_sub_5_OUT<1>
    SLICE_X12Y23.D       Tilo                  0.254   N68
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT61_SW0
    SLICE_X13Y24.B2      net (fanout=1)        0.760   N68
    SLICE_X13Y24.CLK     Tas                   0.373   _i000001/counter<2>
                                                       _i000001/counter_1_glue_rst
                                                       _i000001/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.635ns logic, 2.369ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/prev (FF)
  Destination:          _i000001/counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.588 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/prev to _i000001/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AMUX     Tshcko                0.576   N71
                                                       _i000001/prev
    SLICE_X14Y24.B3      net (fanout=8)        1.198   _i000001/prev
    SLICE_X14Y24.B       Tilo                  0.235   N74
                                                       _i000001/_n0110_inv1
    SLICE_X12Y23.D5      net (fanout=14)       0.533   _i000001/_n0110_inv
    SLICE_X12Y23.D       Tilo                  0.254   N68
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT61_SW0
    SLICE_X13Y24.B2      net (fanout=1)        0.760   N68
    SLICE_X13Y24.CLK     Tas                   0.373   _i000001/counter<2>
                                                       _i000001/counter_1_glue_rst
                                                       _i000001/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.438ns logic, 2.491ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/counter_9 (SLICE_X13Y26.C6), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_4 (FF)
  Destination:          _i000001/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_4 to _i000001/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.BQ      Tcko                  0.430   _i000001/counter<6>
                                                       _i000001/counter_4
    SLICE_X12Y29.A1      net (fanout=32)       1.310   _i000001/counter<4>
    SLICE_X12Y29.COUT    Topcya                0.474   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_lut<4>_INV_0
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<7>
    SLICE_X12Y30.BMUX    Tcinb                 0.310   _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
                                                       _i000001/Msub_GND_2_o_GND_2_o_sub_5_OUT_cy<11>
    SLICE_X13Y26.D3      net (fanout=1)        0.997   _i000001/GND_2_o_GND_2_o_sub_5_OUT<9>
    SLICE_X13Y26.D       Tilo                  0.259   _i000001/counter<9>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT141
    SLICE_X13Y26.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<9>
    SLICE_X13Y26.CLK     Tas                   0.373   _i000001/counter<9>
                                                       _i000001/counter_9_glue_rst
                                                       _i000001/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.846ns logic, 2.453ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_4_1 (FF)
  Destination:          _i000001/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_4_1 to _i000001/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   _i000001/counter_4_1
                                                       _i000001/counter_4_1
    SLICE_X13Y29.A1      net (fanout=1)        0.726   _i000001/counter_4_1
    SLICE_X13Y29.A       Tilo                  0.259   _i000001/counter_5_2
                                                       _i000001/GND_2_o_GND_2_o_equal_4_o<13>11
    SLICE_X14Y27.C3      net (fanout=2)        0.847   _i000001/GND_2_o_GND_2_o_equal_4_o<13>1
    SLICE_X14Y27.C       Tilo                  0.235   _i000001/counter<10>
                                                       _i000001/GND_2_o_GND_2_o_equal_4_o<13>
    SLICE_X13Y26.D1      net (fanout=14)       0.817   _i000001/GND_2_o_GND_2_o_equal_4_o
    SLICE_X13Y26.D       Tilo                  0.259   _i000001/counter<9>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT141
    SLICE_X13Y26.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<9>
    SLICE_X13Y26.CLK     Tas                   0.373   _i000001/counter<9>
                                                       _i000001/counter_9_glue_rst
                                                       _i000001/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (1.651ns logic, 2.533ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/counter_6_1 (FF)
  Destination:          _i000001/counter_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.288 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/counter_6_1 to _i000001/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.430   _i000001/counter_6_2
                                                       _i000001/counter_6_1
    SLICE_X13Y29.A2      net (fanout=1)        0.750   _i000001/counter_6_1
    SLICE_X13Y29.A       Tilo                  0.259   _i000001/counter_5_2
                                                       _i000001/GND_2_o_GND_2_o_equal_4_o<13>11
    SLICE_X14Y27.C3      net (fanout=2)        0.847   _i000001/GND_2_o_GND_2_o_equal_4_o<13>1
    SLICE_X14Y27.C       Tilo                  0.235   _i000001/counter<10>
                                                       _i000001/GND_2_o_GND_2_o_equal_4_o<13>
    SLICE_X13Y26.D1      net (fanout=14)       0.817   _i000001/GND_2_o_GND_2_o_equal_4_o
    SLICE_X13Y26.D       Tilo                  0.259   _i000001/counter<9>
                                                       _i000001/Mmux_GND_2_o_GND_2_o_mux_9_OUT141
    SLICE_X13Y26.C6      net (fanout=1)        0.143   _i000001/GND_2_o_GND_2_o_mux_9_OUT<9>
    SLICE_X13Y26.CLK     Tas                   0.373   _i000001/counter<9>
                                                       _i000001/counter_9_glue_rst
                                                       _i000001/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.556ns logic, 2.557ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000001/counter_10 (SLICE_X14Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/counter_10 (FF)
  Destination:          _i000001/counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/counter_10 to _i000001/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.200   _i000001/counter<10>
                                                       _i000001/counter_10
    SLICE_X14Y27.A6      net (fanout=35)       0.042   _i000001/counter<10>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.190   _i000001/counter<10>
                                                       _i000001/counter_10_glue_rst
                                                       _i000001/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/counter_8 (SLICE_X13Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/counter_8 (FF)
  Destination:          _i000001/counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/counter_8 to _i000001/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.198   _i000001/counter<9>
                                                       _i000001/counter_8
    SLICE_X13Y26.A6      net (fanout=52)       0.033   _i000001/counter<8>
    SLICE_X13Y26.CLK     Tah         (-Th)    -0.215   _i000001/counter<9>
                                                       _i000001/counter_8_glue_rst
                                                       _i000001/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/counter_13 (SLICE_X13Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000001/counter_13 (FF)
  Destination:          _i000001/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000001/counter_13 to _i000001/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.CQ      Tcko                  0.198   _i000001/counter<13>
                                                       _i000001/counter_13
    SLICE_X13Y27.C5      net (fanout=41)       0.074   _i000001/counter<13>
    SLICE_X13Y27.CLK     Tah         (-Th)    -0.215   _i000001/counter<13>
                                                       _i000001/counter_13_glue_rst
                                                       _i000001/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.413ns logic, 0.074ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: _i000001/leds_1/CLK0
  Logical resource: _i000001/leds_1/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: _i000001/_i000016/count<3>/CLK
  Logical resource: _i000001/_i000016/count_0/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.444|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1503 paths, 0 nets, and 271 connections

Design statistics:
   Minimum period:   4.444ns{1}   (Maximum frequency: 225.023MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 15 23:16:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



