_svd: ../svd/stm32h723.svd

_clear_fields: "*"

# TIM3, TIM4, TIM12, TIM13, TIM14 are 16-bit, whilst TIM2 is 32-bit
_copy:
  TIM3:
    from: TIM2
  TIM4:
    from: TIM2
  TIM12:
    from: TIM2
  TIM13:
    from: TIM2
  TIM14:
    from: TIM2

# Fix invalid groupName
_modify:
  OctoSPII_O_Manager:
    groupName: OctoSPII_O_Manager
  DMAMUX3:
    name: DMAMUX2
    description: DMAMUX2
  ADC1:
    addressBlock:
      offset: 0x0
      size: 0x100
      usage: registers

ADC*_Common:
  _strip: ADC_
  #_include: fields/adc/adc_v3_common_h7.yaml
  CCR:
    _modify:
      "VSENSEEN,TSEN":
        name: VSENSEEN

ADC3:
  _strip: ADC_
  CFGR:
    _merge: EXTSEL?
  _include:
    - fields/adc/adc_h7_revision_v.yaml

ADC[12]:
  _strip: ADC_
  _include:
    - patches/adc/offset.yaml
    - fields/adc/adc_h7_revision_v.yaml
    - fields/adc/adc_v3_h7.yaml
    - collect/adc/v3.yaml
  SQR?:
    SQ*: [0, 19]

BDMA:
  _strip: BDMA_
  _include:
    - fields/dma/bdma.yaml
    - collect/dma/bdma.yaml

CORDIC:
  _strip: CORDIC_

CRC:
  _include:
    - patches/crc/crc_rename_init.yaml
    - patches/crc/h7_addr_fix.yaml
    - fields/crc/crc_advanced.yaml
    - fields/crc/crc_idr_32bit.yaml
    - fields/crc/crc_pol.yaml

DFSDM:
  _include:
    - patches/dfsdm/h735_747_753.yaml
    - collect/dfsdm/v1.yaml

DMA2D:
  _include:
    - patches/dma/dma2d_v2.yaml
    - fields/dma/dma2d_v2.yaml

DMA?:
  _include:
    - patches/dma/fcr_wo.yaml
    - patches/dma/h7_dmacr.yaml
    - fields/dma/dma_v3.yaml
    - collect/dma/st.yaml

DMAMUX1:
  _strip: DMAMUX_
  _include:
    - fields/dma/dmamux_v1.yaml
    - fields/dma/dmamux1_v1.yaml
    - collect/dma/h7_dmamux.yaml

DMAMUX2:
  _strip: DMAMUX?_
  _include:
    - patches/dma/h7_dmamux.yaml
    - fields/dma/dmamux_v1.yaml
    - fields/dma/dmamux2_v1.yaml
    - collect/dma/h7_dmamux.yaml

# Modify the DBGMCU.CR register fields names to be consistent with RM0468.
# TODO: Interesting aside: the svd lists these controls additionally for D2 and
#       D3, while the RM0468 specifies those as reserved bits, while still having
#       clock controls specified for D2, D3. Thus, it may not be unthinkable that
#       the same name changes need to be done for D2, D3, even though the reference
#       manual does not specify them. OR: perhaps remove the D2, D3 fields instead?
DBGMCU:
  CR:
    _modify:
      DBGSTBD1:
        name: DBGSTBY_D1
      DBGSTPD1:
        name: DBGSTOP_D1
      DBGSLPD1:
        name: DBGSLEEP_D1

DCMI:
  _modify:
    _interrupts:
      DCMI:
        name: DCMI_PSSI
        description: DCMI/PSSI global interrupt

EXTI:
  _include:
    - patches/exti/h7_singlecore.yaml
    - fields/exti/exti_h7.yaml

FDCAN?:
  _include:
    - patches/fdcan/fdcan_h7.yaml

FMAC:
  _strip: FMAC_

FMC:
  _include:
    - collect/fsmc/sdram.yaml

GPIOA:
  _strip: GPIOA_

GPIO?:
  _include:
    - patches/gpio/add_r_suffix.yaml
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

I2C?:
  _include:
    - patches/i2c/merge_CR2_SADDx_fields.yaml
    - fields/i2c/v2.yaml

IWDG1:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg_with_WINR.yaml

LTDC:
  _add:
    _interrupts:
      LTDC_ERR:
        value: 89
        description: LCD-TFT global Error interrupt

MDIOS:
  _strip: MDIOS_

MDMA:
  _include:
    - collect/dma/mdma.yaml

# OCTOSPI blocks
OCTOSPI?:
  AR:
    _modify:
      ADRESS:
        name: ADDRESS

OTG?_HS_*:
  _strip: OTG_HS_

OTG1_HS_GLOBAL:
  _include: patches/usb_otg/hsglobal.yaml
  _add:
    _interrupts:
      OTG_HS_EP1_OUT:
        value: 74
        description: USB OTG_HS OUT endpoint1 global interrupt
      OTG_HS_EP1_IN:
        value: 75
        description: USB OTG_HS IN endpoint1 global interrupt
      OTG_HS_WKUP:
        value: 76
        description: USB OTG_HS wakeup Interrupt through EXTI line
      OTG_HS:
        value: 77
        description: USB OTG_HS global interrupt

OTG1_HS_HOST:
  _include: patches/usb_otg/hshost_address_12_15.yaml

OTG1_HS_DEVICE:
  _include: patches/usb_otg/hsdevice.yaml

# PWR block
PWR:
  CR3:
    _add:
      SDEXTHP:
        description: SMPS step-down converter forced ON and in High Power MR mode
        bitWidth: 1
        bitOffset: 3
      SDLEVEL:
        description: SMPS step-down converter voltage output level selection
        bitWidth: 2
        bitOffset: 4
      SDEXTRDY:
        description: SMPS step-down converter external supply ready
        bitWidth: 1
        bitOffset: 16
  WKUPCR:
    _delete:
      - WKUPC
    _add:
      WKUPC1:
        description: Clear Wakeup pin flag for WKUPC1
        bitWidth: 1
        bitOffset: 0
      WKUPC2:
        description: Clear Wakeup pin flag for WKUPC2
        bitWidth: 1
        bitOffset: 1
      WKUPC4:
        description: Clear Wakeup pin flag for WKUPC4
        bitWidth: 1
        bitOffset: 3
      WKUPC6:
        description: Clear Wakeup pin flag for WKUPC6
        bitWidth: 1
        bitOffset: 5
  WKUPFR:
    _delete:
      - WKUPF3
      - WKUPF5

PSSI:
  _strip: PSSI_

# RCC block
RCC:
  _modify:
    # Fix reset values for these registers.
    # Note that the rename operation to remove C1 happens alongside this
    # modification, so we have to use the original names.
    C1_APB1LLPENR:
      resetValue: "0xE8FFCBFF"
    C1_APB4ENR:
      resetValue: "0x00010000"
    C1_APB4LPENR:
      resetValue: "0x0421DEAA"

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - fields/rtc/rtc_common.yaml
    - fields/rtc/rtc_h7.yaml
    - collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SAI?:
  _strip: SAI_
  _include:
    - patches/sai/h7.yaml
    - patches/sai/h7_mcken.yaml
    - fields/sai/sai.yaml
    - collect/sai/ch.yaml
    - collect/sai/pdm.yaml

SDMMC?:
  _strip: SDMMC_

SPI?:
  _include:
    - patches/spi/rxtxdr.yaml
    - patches/spi/h7.yaml
    - fields/spi/spi_v3_base.yaml
    - fields/spi/spi_v3_tser.yaml
    - fields/spi/spi_v3_cfg1_udrdet_udrcfg.yaml

# SYSCFG block
SYSCFG:
  _add:
    CFGR:
      description: Timer break lockup register
      addressOffset: 0x18
      resetValue: 0x00000000
      fields:
        PVDL:
          description: Programmable voltage detector lockup bit
          bitOffset: 2
          bitWidth: 1
        FLASHL:
          description: FLASH double error lockup bit
          bitOffset: 3
          bitWidth: 1
        CM7L:
          description: CPU lockup bit
          bitOffset: 6
          bitWidth: 1
        BKRAML:
          description: Backup RAM Double error lockup bit
          bitOffset: 7
          bitWidth: 1
        SRAM4L:
          description: SRAM4 Double error lockup bit
          bitOffset: 9
          bitWidth: 1
        SRAM2L:
          description: SRAM2 Double error lockup bit
          bitOffset: 11
          bitWidth: 1
        SRAM1L:
          description: SRAM1 Double error lockup bit
          bitOffset: 12
          bitWidth: 1
        DTCML:
          description: DTCM-RAM Double error lockup bit
          bitOffset: 13
          bitWidth: 1
        ITCML:
          description: ITCM-RAM Double error lockup bit
          bitOffset: 14
          bitWidth: 1
        AXIRAML:
          description: AXISRAM Double error lockup bit
          bitOffset: 15
          bitWidth: 1
    ADC2ALT:
      description: ADC2 internal input alternate connection
      addressOffset: 0x30
      resetValue: 0x00000000
      fields:
        ADC2_ROUT1:
          description: ADC2 V_INP17 alternate connection
          bitOffset: 1
          bitWidth: 1
        ADC2_ROUT0:
          description: ADC2 V_INP16 alternate connection
          bitOffset: 0
          bitWidth: 1
    UR18:
      description: SYSCFG user register 18
      addressOffset: 0x348
      access: read-only
      fields:
        CPU_FREQ_BOOST:
          description: CPU maximum frequency boost
          bitOffset: 0
          bitWidth: 1
  _delete:
    - UR8 # Only one flash bank
    - UR9
    - UR10
  PMCR:
    _add:
      BOOSTVDDSEL:
        description: Analog switch supply voltage selection
        bitWidth: 1
        bitOffset: 9
      I2C5FMP:
        description: I2C5 Fm+
        bitWidth: 1
        bitOffset: 10
  UR0:
    _delete:
      - BKS
  UR11:
    _delete:
      - SA_END_2
  UR17:
    _add:
      TCM_AXI_SHARED_CFG:
        description: ITCM-RAM/AXI-SRAM size
        bitOffset: 16
        bitWidth: 2

TIM1:
  _modify:
    _interrupts:
      TIM_CC:
        name: TIM1_CC
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/v2/oc4m_bit3.yaml
    - patches/tim/v2/oc5m_bit3.yaml
    - patches/tim/rep_16b.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim1.yaml
    - collect/tim/ccr.yaml

TIM2:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim2.yaml
    - collect/tim/ccr.yaml

TIM[34]:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v2/tim3.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - fields/tim/v2/tim6.yaml

TIM12:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/v2/tim9.yaml
    - collect/tim/ccr.yaml
  _delete:
    - CCR[34]

TIM1[34]:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/v2/tim13.yaml
    - collect/tim/ccr.yaml
  _delete:
    - CCR[234]

TIM15:
  _include:
    - fields/tim/v2/tim15.yaml
    - collect/tim/ccr.yaml

TIM1[67]:
  _include:
    - fields/tim/v2/tim16.yaml
    - collect/tim/ccr.yaml

USART*:
  _include:
    - patches/usart/merge_CR1_DEDTx_fields.yaml
    - patches/usart/merge_CR1_DEATx_fields.yaml
    - patches/usart/merge_CR2_ABRMODx_fields.yaml
    - patches/usart/merge_CR2_ADDx_fields.yaml
    - patches/usart/rename_CR2_DATAINV_field.yaml
    - patches/usart/merge_BRR_fields.yaml
    - fields/usart/usart_v2B.yaml

WWDG1:
  _include:
    - patches/wwdg/h7.yaml
    - fields/wwdg/wwdg_v2.yaml

# -----------------------------------------------------------------------------

_include:
  - fields/hdmi_cec.yaml
  - patches/rcc/h7_hsicfgr_csicfgr_735.yaml
  - patches/h7_common_singlecore_735.yaml
  - patches/ethernet/h7_combined_desc.yaml
  - collect/hsem/r.yaml
  - collect/usb_otg/hs.yaml
  - fields/axi/axi_v1.yaml
  - patches/gpio/h7_jk.yaml
  - fields/lptim/lptim_v1.yaml
  - patches/ltdc/ltdc.yaml
  - fields/ltdc/ltdc.yaml
  - collect/ltdc/layer.yaml
  - fields/rcc/rcc_h7.yaml
  - fields/rcc/rcc_h7_revision_v.yaml
  - patches/rng/h735.yaml
  - fields/rng/rng_wl.yaml
  - fields/rng/rng_v1.yaml
  - fields/rng/rng_v1_ced.yaml
  - patches/tim/group.yaml
  - patches/ethernet/h7_mac.yaml
  - fields/cordic/cordic_h7.yaml
