Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:31:29 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/feedforward_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                            Instance                           |                                 Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                  |                                                                 (top) |       2206 |       2076 |     125 |    5 | 1843 |      2 |      1 |          0 |
|   bd_0_i                                                      |                                                                  bd_0 |       2206 |       2076 |     125 |    5 | 1843 |      2 |      1 |          0 |
|     hls_inst                                                  |                                                       bd_0_hls_inst_0 |       2206 |       2076 |     125 |    5 | 1843 |      2 |      1 |          0 |
|       (hls_inst)                                              |                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                    |                                           bd_0_hls_inst_0_feedforward |       2206 |       2076 |     125 |    5 | 1843 |      2 |      1 |          0 |
|         (inst)                                                |                                           bd_0_hls_inst_0_feedforward |          0 |          0 |       0 |    0 |   65 |      0 |      0 |          0 |
|         control_s_axi_U                                       |                             bd_0_hls_inst_0_feedforward_control_s_axi |         27 |         27 |       0 |    0 |   25 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 |       1060 |       1060 |       0 |    0 |  807 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 |       1039 |       1039 |       0 |    0 |  805 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_14 |         21 |         21 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 |         76 |         76 |       0 |    0 |   24 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 |         64 |         64 |       0 |    0 |   22 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_13 |         12 |         12 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 |        162 |        162 |       0 |    0 |  146 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 |        140 |        140 |       0 |    0 |  144 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_12 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 |        117 |        117 |       0 |    0 |   12 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 |        107 |        107 |       0 |    0 |   10 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_11 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 |        154 |        154 |       0 |    0 |  147 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 |        140 |        140 |       0 |    0 |  145 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_10 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 |         37 |         37 |       0 |    0 |   11 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 |         28 |         28 |       0 |    0 |    9 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_9 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034     |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 |         23 |         23 |       0 |    0 |    8 |      0 |      0 |          0 |
|           (grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034) |     bd_0_hls_inst_0_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 |          8 |          8 |       0 |    0 |    6 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_8 |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_matmul_xnor_1_fu_4814                             |                             bd_0_hls_inst_0_feedforward_matmul_xnor_1 |         97 |         95 |       0 |    2 |   87 |      0 |      1 |          0 |
|           (grp_matmul_xnor_1_fu_4814)                         |                             bd_0_hls_inst_0_feedforward_matmul_xnor_1 |         71 |         69 |       0 |    2 |   85 |      0 |      1 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_7 |         26 |         26 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_matmul_xnor_2_fu_5744                             |                             bd_0_hls_inst_0_feedforward_matmul_xnor_2 |         99 |         96 |       0 |    3 |   61 |      0 |      0 |          0 |
|           (grp_matmul_xnor_2_fu_5744)                         |                             bd_0_hls_inst_0_feedforward_matmul_xnor_2 |         79 |         76 |       0 |    3 |   59 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init_6 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_matmul_xnor_fu_5960                               |                               bd_0_hls_inst_0_feedforward_matmul_xnor |         75 |         75 |       0 |    0 |   72 |      0 |      0 |          0 |
|           (grp_matmul_xnor_fu_5960)                           |                               bd_0_hls_inst_0_feedforward_matmul_xnor |         66 |         66 |       0 |    0 |   70 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |    bd_0_hls_inst_0_feedforward_flow_control_loop_pipe_sequential_init |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         layer1_activations_1_U                                |          bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W |         25 |         25 |       0 |    0 |    0 |      1 |      0 |          0 |
|         layer1_activations_U                                  |        bd_0_hls_inst_0_feedforward_layer1_activations_RAM_AUTO_1R1W_0 |         24 |         24 |       0 |    0 |    0 |      1 |      0 |          0 |
|         layer2_activations_1_U                                |          bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W |         32 |          7 |      25 |    0 |   47 |      0 |      0 |          0 |
|         layer2_activations_2_U                                |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_1 |         32 |          7 |      25 |    0 |   47 |      0 |      0 |          0 |
|         layer2_activations_3_U                                |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_2 |         33 |          8 |      25 |    0 |   47 |      0 |      0 |          0 |
|         layer2_activations_U                                  |        bd_0_hls_inst_0_feedforward_layer2_activations_RAM_AUTO_1R1W_3 |         32 |          7 |      25 |    0 |   47 |      0 |      0 |          0 |
|         layer3_activations_U                                  |          bd_0_hls_inst_0_feedforward_layer3_activations_RAM_AUTO_1R1W |         31 |          6 |      25 |    0 |   47 |      0 |      0 |          0 |
|         regslice_both_input_stream_V_data_V_U                 |                             bd_0_hls_inst_0_feedforward_regslice_both |         55 |         55 |       0 |    0 |   49 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_data_V_U                |                           bd_0_hls_inst_0_feedforward_regslice_both_4 |         35 |         35 |       0 |    0 |   53 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_dest_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized4 |         11 |         11 |       0 |    0 |   19 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_keep_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized0 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_last_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized2 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_strb_V_U                |           bd_0_hls_inst_0_feedforward_regslice_both__parameterized0_5 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_output_stream_V_user_V_U                |             bd_0_hls_inst_0_feedforward_regslice_both__parameterized1 |          6 |          6 |       0 |    0 |    7 |      0 |      0 |          0 |
+---------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


