Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 17:57:44 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adc_resampler_timing_summary_routed.rpt -pb adc_resampler_timing_summary_routed.pb -rpx adc_resampler_timing_summary_routed.rpx -warn_on_violation
| Design       : adc_resampler
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: pulse_gen_500ns_delay/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_arm_500_ns_delay_reg_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_arm_500_ns_delay_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_arm_sampler_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: r_stop_500ns_delay_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.819        0.000                      0                  243        0.050        0.000                      0                  243        2.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TEST_CLK_IN           {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TEST_CLK_IN                                                                                                                                                            16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.585        0.000                      0                  220        0.050        0.000                      0                  220        9.500        0.000                       0                   151  
  clk_out2_clk_wiz_0        1.819        0.000                      0                   23        0.180        0.000                      0                   23        2.000        0.000                       0                    17  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TEST_CLK_IN
  To Clock:  TEST_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TEST_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { TEST_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.585ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 2.648ns (83.144%)  route 0.537ns (16.856%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.928 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.251 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.251    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_6
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                 16.585    

Slack (MET) :             16.593ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 2.640ns (83.102%)  route 0.537ns (16.898%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.928 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.243 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.243    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_4
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                 16.593    

Slack (MET) :             16.669ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 2.564ns (82.688%)  route 0.537ns (17.312%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.928 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.167 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.167    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_5
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 16.669    

Slack (MET) :             16.689ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 2.544ns (82.575%)  route 0.537ns (17.425%))
  Logic Levels:           12  (CARRY4=12)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.928 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.147 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.147    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]_i_1_n_7
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.451    18.475    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y41         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.577    19.052    
                         clock uncertainty           -0.325    18.727    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.109    18.836    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 16.689    

Slack (MET) :             16.701ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 2.531ns (82.502%)  route 0.537ns (17.498%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.134 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.134    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_6
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 16.701    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 2.523ns (82.456%)  route 0.537ns (17.544%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.126 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_4
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                 16.709    

Slack (MET) :             16.785ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 2.447ns (82.009%)  route 0.537ns (17.991%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.050 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_5
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 16.785    

Slack (MET) :             16.805ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 2.427ns (81.888%)  route 0.537ns (18.112%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.811 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.811    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.030 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]_i_1_n_7
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y40         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                 16.805    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 2.414ns (81.808%)  route 0.537ns (18.192%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.017 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_6
    SLICE_X54Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                 16.818    

Slack (MET) :             16.826ns  (required time - arrival time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 2.406ns (81.758%)  route 0.537ns (18.242%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.559    -0.934    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y30         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.537     0.121    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[0]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.758 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.875 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.875    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.992 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.992    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.109 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.109    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.226 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.226    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.343 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.460 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.460    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.577 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.577    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]_i_1_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.694 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.694    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]_i_1_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.009 r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]_i_1_n_4
    SLICE_X54Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.024 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.450    18.474    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X54Y39         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism              0.577    19.051    
                         clock uncertainty           -0.325    18.726    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.109    18.835    sample_clk/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                 16.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.664%)  route 0.149ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.563    -0.601    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y37         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.149    -0.311    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[2]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.165%)  route 0.152ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y35         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.152    -0.309    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[6]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.619%)  route 0.206ns (59.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.563    -0.601    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y37         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.206    -0.254    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[2]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.876    -0.795    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.358    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.471%)  route 0.207ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y35         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.207    -0.253    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[6]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.876    -0.795    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.358    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.471%)  route 0.207ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.563    -0.601    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y37         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.207    -0.252    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[9]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X48Y36         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.212    -0.249    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[7]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.876    -0.795    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.358    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.260%)  route 0.209ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X49Y35         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.209    -0.252    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[8]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.101%)  route 0.211ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y36         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.250    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[7]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y36         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.211    -0.250    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[4]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.098%)  route 0.211ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.562    -0.602    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X48Y35         FDRE                                         r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.211    -0.250    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[5]
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.873    -0.798    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y14         RAMB18E1                                     r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.253    -0.544    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14     sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14     sample_clk/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    dds_50_MHz_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y14      sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y15      sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y32     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y33     sample_clk/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.699ns (26.483%)  route 1.940ns (73.517%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 f  pulse_gen_500ns_delay/r_counter_reg[2]/Q
                         net (fo=10, routed)          1.011     0.607    pulse_gen_500ns_delay/r_counter_reg[2]
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.124     0.731 r  pulse_gen_500ns_delay/o_pulse_i_2/O
                         net (fo=1, routed)           0.420     1.150    pulse_gen_500ns_delay/o_pulse_i_2_n_0
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  pulse_gen_500ns_delay/o_pulse_i_1/O
                         net (fo=1, routed)           0.510     1.780    pulse_gen_500ns_delay/o_pulse_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  pulse_gen_500ns_delay/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516     3.540    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y38         FDRE                                         r  pulse_gen_500ns_delay/o_pulse_reg/C
                         clock pessimism              0.577     4.117    
                         clock uncertainty           -0.264     3.854    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)       -0.255     3.599    pulse_gen_500ns_delay/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.599    
                         arrival time                          -1.780    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.704ns (28.777%)  route 1.742ns (71.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 3.539 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[2]/Q
                         net (fo=10, routed)          1.304     0.900    pulse_gen_500ns_delay/r_counter_reg[2]
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.024 r  pulse_gen_500ns_delay/r_counter[6]_i_2/O
                         net (fo=1, routed)           0.438     1.463    pulse_gen_500ns_delay/r_counter[6]_i_2_n_0
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.587 r  pulse_gen_500ns_delay/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.587    pulse_gen_500ns_delay/r_counter[6]_i_1_n_0
    SLICE_X62Y37         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.515     3.539    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y37         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[6]/C
                         clock pessimism              0.577     4.116    
                         clock uncertainty           -0.264     3.853    
    SLICE_X62Y37         FDRE (Setup_fdre_C_D)        0.029     3.882    pulse_gen_500ns_delay/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          3.882    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_resampler_busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.718ns (33.812%)  route 1.406ns (66.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.636    -0.857    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.419    -0.438 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=7, routed)           0.886     0.448    pulse_gen_500ns_delay/Q[1]
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.299     0.747 r  pulse_gen_500ns_delay/o_resampler_busy_i_1/O
                         net (fo=1, routed)           0.519     1.267    pulse_gen_500ns_delay_n_2
    SLICE_X62Y38         FDRE                                         r  o_resampler_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516     3.540    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y38         FDRE                                         r  o_resampler_busy_reg/C
                         clock pessimism              0.577     4.117    
                         clock uncertainty           -0.264     3.854    
    SLICE_X62Y38         FDRE (Setup_fdre_C_CE)      -0.205     3.649    o_resampler_busy_reg
  -------------------------------------------------------------------
                         required time                          3.649    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.589%)  route 1.256ns (68.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[5]/Q
                         net (fo=6, routed)           0.707     0.304    pulse_gen_500ns_delay/r_counter_reg[5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.428 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.549     0.976    pulse_gen_500ns_delay/r_counter
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.513     3.537    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C
                         clock pessimism              0.563     4.100    
                         clock uncertainty           -0.264     3.837    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429     3.408    pulse_gen_500ns_delay/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.642%)  route 1.253ns (68.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[5]/Q
                         net (fo=6, routed)           0.707     0.304    pulse_gen_500ns_delay/r_counter_reg[5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.428 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     0.973    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514     3.538    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C
                         clock pessimism              0.602     4.140    
                         clock uncertainty           -0.264     3.877    
    SLICE_X62Y36         FDRE (Setup_fdre_C_R)       -0.429     3.448    pulse_gen_500ns_delay/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.642%)  route 1.253ns (68.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[5]/Q
                         net (fo=6, routed)           0.707     0.304    pulse_gen_500ns_delay/r_counter_reg[5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.428 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     0.973    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514     3.538    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/C
                         clock pessimism              0.602     4.140    
                         clock uncertainty           -0.264     3.877    
    SLICE_X62Y36         FDRE (Setup_fdre_C_R)       -0.429     3.448    pulse_gen_500ns_delay/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.642%)  route 1.253ns (68.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[5]/Q
                         net (fo=6, routed)           0.707     0.304    pulse_gen_500ns_delay/r_counter_reg[5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.428 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     0.973    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514     3.538    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/C
                         clock pessimism              0.602     4.140    
                         clock uncertainty           -0.264     3.877    
    SLICE_X62Y36         FDRE (Setup_fdre_C_R)       -0.429     3.448    pulse_gen_500ns_delay/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.642%)  route 1.253ns (68.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.633    -0.860    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  pulse_gen_500ns_delay/r_counter_reg[5]/Q
                         net (fo=6, routed)           0.707     0.304    pulse_gen_500ns_delay/r_counter_reg[5]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.428 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     0.973    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514     3.538    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
                         clock pessimism              0.602     4.140    
                         clock uncertainty           -0.264     3.877    
    SLICE_X62Y36         FDRE (Setup_fdre_C_R)       -0.429     3.448    pulse_gen_500ns_delay/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 r_arm_sampler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.642ns (32.151%)  route 1.355ns (67.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.634    -0.859    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  r_arm_sampler_reg/Q
                         net (fo=8, routed)           1.024     0.683    pulse_gen_500ns_delay/r_arm_sampler
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124     0.807 r  pulse_gen_500ns_delay/FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=2, routed)           0.331     1.138    pulse_gen_500ns_delay_n_5
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.517     3.541    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[0]/C
                         clock pessimism              0.563     4.104    
                         clock uncertainty           -0.264     3.841    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205     3.636    FSM_sequential_s_resamp_reg[0]
  -------------------------------------------------------------------
                         required time                          3.636    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 r_arm_sampler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.642ns (32.151%)  route 1.355ns (67.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.634    -0.859    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  r_arm_sampler_reg/Q
                         net (fo=8, routed)           1.024     0.683    pulse_gen_500ns_delay/r_arm_sampler
    SLICE_X62Y38         LUT6 (Prop_lut6_I1_O)        0.124     0.807 r  pulse_gen_500ns_delay/FSM_sequential_s_resamp[1]_i_1/O
                         net (fo=2, routed)           0.331     1.138    pulse_gen_500ns_delay_n_5
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.346 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     1.933    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.517     3.541    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[1]/C
                         clock pessimism              0.563     4.104    
                         clock uncertainty           -0.264     3.841    
    SLICE_X62Y39         FDCE (Setup_fdce_C_CE)      -0.205     3.636    FSM_sequential_s_resamp_reg[1]
  -------------------------------------------------------------------
                         required time                          3.636    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.591    -0.573    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  pulse_gen_500ns_delay/r_counter_reg[2]/Q
                         net (fo=10, routed)          0.098    -0.334    pulse_gen_500ns_delay/r_counter_reg[2]
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  pulse_gen_500ns_delay/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    pulse_gen_500ns_delay/r_counter[0]_i_1_n_0
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X63Y36         FDRE (Hold_fdre_C_D)         0.091    -0.469    pulse_gen_500ns_delay/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.592    -0.572    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y37         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  pulse_gen_500ns_delay/r_counter_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.311    pulse_gen_500ns_delay/r_counter_reg[6]
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  pulse_gen_500ns_delay/r_done_i_1/O
                         net (fo=1, routed)           0.000    -0.266    pulse_gen_500ns_delay/r_done_i_1_n_0
    SLICE_X63Y37         FDRE                                         r  pulse_gen_500ns_delay/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.862    -0.809    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y37         FDRE                                         r  pulse_gen_500ns_delay/r_done_reg/C
                         clock pessimism              0.250    -0.559    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.091    -0.468    pulse_gen_500ns_delay/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.333%)  route 0.150ns (44.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.590    -0.574    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_500ns_delay/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.150    -0.283    pulse_gen_500ns_delay/r_counter_reg_n_0_[1]
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.238 r  pulse_gen_500ns_delay/r_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.238    pulse_gen_500ns_delay/p_0_in[5]
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092    -0.445    pulse_gen_500ns_delay/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.591    -0.573    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  pulse_gen_500ns_delay/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.143    -0.288    pulse_gen_500ns_delay/r_counter_reg_n_0_[0]
    SLICE_X62Y36         LUT4 (Prop_lut4_I1_O)        0.048    -0.240 r  pulse_gen_500ns_delay/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    pulse_gen_500ns_delay/p_0_in[3]
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.107    -0.453    pulse_gen_500ns_delay/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.591    -0.573    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  pulse_gen_500ns_delay/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.143    -0.288    pulse_gen_500ns_delay/r_counter_reg_n_0_[0]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  pulse_gen_500ns_delay/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    pulse_gen_500ns_delay/p_0_in[2]
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091    -0.469    pulse_gen_500ns_delay/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM_sequential_s_resamp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_s_resamp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.593    -0.571    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  FSM_sequential_s_resamp_reg[1]/Q
                         net (fo=7, routed)           0.093    -0.350    pulse_gen_500ns_delay/Q[1]
    SLICE_X62Y39         LUT3 (Prop_lut3_I2_O)        0.099    -0.251 r  pulse_gen_500ns_delay/FSM_sequential_s_resamp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    s_resamp__0[0]
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.864    -0.807    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.091    -0.480    FSM_sequential_s_resamp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/o_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_stop_500ns_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.138%)  route 0.116ns (33.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.593    -0.571    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y38         FDRE                                         r  pulse_gen_500ns_delay/o_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  pulse_gen_500ns_delay/o_pulse_reg/Q
                         net (fo=9, routed)           0.116    -0.327    pulse_gen_500ns_delay/o_pulse
    SLICE_X63Y38         LUT6 (Prop_lut6_I0_O)        0.099    -0.228 r  pulse_gen_500ns_delay/r_stop_500ns_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.228    pulse_gen_500ns_delay_n_1
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.864    -0.807    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/C
                         clock pessimism              0.236    -0.571    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.091    -0.480    r_stop_500ns_delay_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.590    -0.574    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_500ns_delay/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.265    pulse_gen_500ns_delay/r_counter_reg_n_0_[1]
    SLICE_X61Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  pulse_gen_500ns_delay/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    pulse_gen_500ns_delay/p_0_in[1]
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.859    -0.812    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.091    -0.483    pulse_gen_500ns_delay/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_run_adc_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.592    -0.572    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.168    -0.263    r_run_adc_trigger_reg_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  r_run_adc_trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.218    r_run_adc_trigger_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.862    -0.809    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
                         clock pessimism              0.237    -0.572    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.091    -0.481    r_run_adc_trigger_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pulse_gen_500ns_delay/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.845%)  route 0.229ns (55.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.590    -0.574    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  pulse_gen_500ns_delay/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.229    -0.204    pulse_gen_500ns_delay/r_counter_reg_n_0_[1]
    SLICE_X62Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.159 r  pulse_gen_500ns_delay/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    pulse_gen_500ns_delay/p_0_in[4]
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.104    -0.433    pulse_gen_500ns_delay/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    dds_50_MHz_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X62Y38     o_resampler_busy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X60Y38     r_arm_sampler_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X61Y39     r_run_adc_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X63Y38     r_stop_500ns_delay_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X63Y38     pulse_gen_500ns_delay/o_pulse_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X63Y36     pulse_gen_500ns_delay/r_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y38     o_resampler_busy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y38     o_resampler_busy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y38     r_arm_sampler_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y38     r_arm_sampler_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X61Y39     r_run_adc_trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X61Y39     r_run_adc_trigger_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y39     FSM_sequential_s_resamp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y38     o_resampler_busy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y38     o_resampler_busy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y38     r_arm_sampler_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y38     r_arm_sampler_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X61Y39     r_run_adc_trigger_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X61Y39     r_run_adc_trigger_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    dds_50_MHz_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_ACQ_START
                            (input port)
  Destination:            TEST_ACQ_START_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 4.967ns (44.051%)  route 6.308ns (55.949%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TEST_ACQ_START (IN)
                         net (fo=0)                   0.000     0.000    TEST_ACQ_START
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  TEST_ACQ_START_IBUF_inst/O
                         net (fo=2, routed)           6.308     7.771    TEST_ACQ_START_OUT_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.275 r  TEST_ACQ_START_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.275    TEST_ACQ_START_OUT
    U3                                                                r  TEST_ACQ_START_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_arm_500_ns_delay_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 1.594ns (40.104%)  route 2.381ns (59.896%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.801     3.246    i_reset_logic_IBUF
    SLICE_X64Y38         LUT2 (Prop_lut2_I0_O)        0.150     3.396 f  r_arm_500_ns_delay_reg_LDC_i_1/O
                         net (fo=1, routed)           0.580     3.975    r_arm_500_ns_delay_reg_LDC_i_1_n_0
    SLICE_X64Y38         LDCE                                         f  r_arm_500_ns_delay_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_sampler_armed_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.843ns  (logic 1.568ns (40.806%)  route 2.275ns (59.194%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.801     3.246    i_reset_logic_IBUF
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.124     3.370 r  r_sampler_armed_i_1/O
                         net (fo=1, routed)           0.474     3.843    r_sampler_armed_i_1_n_0
    SLICE_X61Y38         FDPE                                         r  r_sampler_armed_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_sampler_armed_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 1.444ns (48.830%)  route 1.513ns (51.170%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.513     2.958    i_reset_logic_IBUF
    SLICE_X61Y38         FDPE                                         r  r_sampler_armed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_mux_enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dds_clk_buf/CE0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.205ns  (logic 0.518ns (23.495%)  route 1.687ns (76.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE                         0.000     0.000 r  r_dds_mux_enable_reg/C
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r_dds_mux_enable_reg/Q
                         net (fo=2, routed)           1.687     2.205    CE
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  dds_clk_buf/CE0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.088ns  (logic 0.766ns (36.690%)  route 1.322ns (63.310%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[5]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  r_dds_clk_count_reg[5]/Q
                         net (fo=8, routed)           0.870     1.388    r_dds_clk_count_reg[5]
    SLICE_X60Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.512 r  r_dds_mux_enable_i_2/O
                         net (fo=1, routed)           0.452     1.964    r_dds_mux_enable0
    SLICE_X60Y40         LUT3 (Prop_lut3_I0_O)        0.124     2.088 r  r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000     2.088    r_dds_mux_enable_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.492ns  (logic 0.580ns (38.867%)  route 0.912ns (61.133%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_dds_clk_count_reg[0]/Q
                         net (fo=6, routed)           0.912     1.368    r_dds_clk_count_reg_n_0_[0]
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.492 r  r_dds_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.492    r_dds_clk_count[3]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.490ns  (logic 0.580ns (38.919%)  route 0.910ns (61.081%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_dds_clk_count_reg[0]/Q
                         net (fo=6, routed)           0.910     1.366    r_dds_clk_count_reg_n_0_[0]
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.490 r  r_dds_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.490    r_dds_clk_count[1]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_adc_trig_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.580ns (39.986%)  route 0.871ns (60.014%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[2]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_dds_clk_count_reg[2]/Q
                         net (fo=8, routed)           0.871     1.327    r_dds_clk_count_reg[2]
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.451 r  r_adc_trig_done_i_1/O
                         net (fo=1, routed)           0.000     1.451    r_adc_trig_done_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  r_adc_trig_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.381ns  (logic 0.642ns (46.496%)  route 0.739ns (53.504%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[4]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  r_dds_clk_count_reg[4]/Q
                         net (fo=8, routed)           0.739     1.257    r_dds_clk_count_reg[4]
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.124     1.381 r  r_dds_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    r_dds_clk_count[2]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_dds_clk_count_reg[0]/Q
                         net (fo=6, routed)           0.098     0.239    r_dds_clk_count_reg_n_0_[0]
    SLICE_X60Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.284 r  r_dds_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.284    r_dds_clk_count[5]_i_1_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[0]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_dds_clk_count_reg[0]/Q
                         net (fo=6, routed)           0.100     0.241    r_dds_clk_count_reg_n_0_[0]
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.286 r  r_dds_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.286    r_dds_clk_count[4]_i_1_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.158%)  route 0.117ns (35.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[5]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r_dds_clk_count_reg[5]/Q
                         net (fo=8, routed)           0.117     0.281    r_dds_clk_count_reg[5]
    SLICE_X61Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.326 r  r_dds_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    r_dds_clk_count[0]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.573%)  route 0.120ns (36.427%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[5]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r_dds_clk_count_reg[5]/Q
                         net (fo=8, routed)           0.120     0.284    r_dds_clk_count_reg[5]
    SLICE_X61Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  r_dds_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    r_dds_clk_count[2]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_adc_trig_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.904%)  route 0.172ns (48.096%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[3]/C
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_dds_clk_count_reg[3]/Q
                         net (fo=7, routed)           0.172     0.313    r_dds_clk_count_reg[3]
    SLICE_X61Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  r_adc_trig_done_i_1/O
                         net (fo=1, routed)           0.000     0.358    r_adc_trig_done_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  r_adc_trig_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.256%)  route 0.150ns (41.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[4]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r_dds_clk_count_reg[4]/Q
                         net (fo=8, routed)           0.150     0.314    r_dds_clk_count_reg[4]
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  r_dds_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    r_dds_clk_count[1]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.095%)  route 0.151ns (41.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE                         0.000     0.000 r  r_dds_clk_count_reg[4]/C
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r_dds_clk_count_reg[4]/Q
                         net (fo=8, routed)           0.151     0.315    r_dds_clk_count_reg[4]
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  r_dds_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.360    r_dds_clk_count[3]_i_1_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_dds_mux_enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE                         0.000     0.000 r  r_dds_mux_enable_reg/C
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r_dds_mux_enable_reg/Q
                         net (fo=2, routed)           0.175     0.339    CE
    SLICE_X60Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000     0.384    r_dds_mux_enable_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_arm_500_ns_delay_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            r_sampler_armed_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.245ns (48.634%)  route 0.259ns (51.366%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE                         0.000     0.000 r  r_arm_500_ns_delay_reg_P/C
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.200     0.200 r  r_arm_500_ns_delay_reg_P/Q
                         net (fo=2, routed)           0.098     0.298    r_arm_500_ns_delay_reg_P_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.343 r  r_sampler_armed_i_1/O
                         net (fo=1, routed)           0.161     0.504    r_sampler_armed_i_1_n_0
    SLICE_X61Y38         FDPE                                         r  r_sampler_armed_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_sampler_armed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.212ns (25.819%)  route 0.610ns (74.181%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           0.610     0.823    i_reset_logic_IBUF
    SLICE_X61Y38         FDPE                                         r  r_sampler_armed_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_acquire_start_adc_control
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.033ns (46.206%)  route 4.695ns (53.794%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.658    -0.835    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y15          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434    -0.401 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=10, routed)          1.764     1.363    TEST_DDS_CLK_OUT_OBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.459 r  dds_clk_buf/O
                         net (fo=1, routed)           2.931     4.390    o_acquire_start_adc_control_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.893 r  o_acquire_start_adc_control_OBUF_inst/O
                         net (fo=0)                   0.000     7.893    o_acquire_start_adc_control
    U2                                                                r  o_acquire_start_adc_control (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TEST_DDS_CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 3.965ns (55.763%)  route 3.146ns (44.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         1.658    -0.835    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y15          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434    -0.401 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=10, routed)          3.146     2.744    TEST_DDS_CLK_OUT_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.276 r  TEST_DDS_CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.276    TEST_DDS_CLK_OUT
    U7                                                                r  TEST_DDS_CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TEST_DDS_CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.358ns (57.237%)  route 1.015ns (42.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.653    -0.510    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y15          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126    -0.384 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=10, routed)          1.015     0.630    TEST_DDS_CLK_OUT_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.863 r  TEST_DDS_CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.863    TEST_DDS_CLK_OUT
    U7                                                                r  TEST_DDS_CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_acquire_start_adc_control
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.356ns (47.324%)  route 1.509ns (52.676%))
  Logic Levels:           2  (BUFGCTRL=1 OBUF=1)
  Clock Uncertainty:      0.937ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    dds_50_MHz_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  dds_50_MHz_clk/inst/clkout1_buf/O
                         net (fo=149, routed)         0.653    -0.510    sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X1Y15          DSP48E1                                      r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.126    -0.384 r  sample_clk/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[41]
                         net (fo=10, routed)          0.766     0.382    TEST_DDS_CLK_OUT_OBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.408 r  dds_clk_buf/O
                         net (fo=1, routed)           0.743     1.151    o_acquire_start_adc_control_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.355 r  o_acquire_start_adc_control_OBUF_inst/O
                         net (fo=0)                   0.000     2.355    o_acquire_start_adc_control
    U2                                                                r  o_acquire_start_adc_control (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TEST_MASTER_CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 3.607ns (44.009%)  route 4.589ns (55.991%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -1.756 f  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.089    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          2.922     2.929    TEST_MASTER_CLK_OUT_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.440 f  TEST_MASTER_CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.440    TEST_MASTER_CLK_OUT
    W7                                                                f  TEST_MASTER_CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_resampler_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_resampler_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 3.985ns (64.955%)  route 2.150ns (35.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y38         FDRE                                         r  o_resampler_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  o_resampler_busy_reg/Q
                         net (fo=1, routed)           2.150     1.748    o_resampler_busy_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.277 r  o_resampler_busy_OBUF_inst/O
                         net (fo=0)                   0.000     5.277    o_resampler_busy
    W6                                                                r  o_resampler_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_arm_sampler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_arm_500_ns_delay_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 0.668ns (26.342%)  route 1.868ns (73.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.634    -0.859    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  r_arm_sampler_reg/Q
                         net (fo=8, routed)           1.288     0.947    r_arm_sampler
    SLICE_X64Y38         LUT2 (Prop_lut2_I1_O)        0.150     1.097 f  r_arm_500_ns_delay_reg_LDC_i_1/O
                         net (fo=1, routed)           0.580     1.677    r_arm_500_ns_delay_reg_LDC_i_1_n_0
    SLICE_X64Y38         LDCE                                         f  r_arm_500_ns_delay_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_adc_trig_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.580ns (46.579%)  route 0.665ns (53.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.665     0.263    r_run_adc_trigger_reg_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     0.387 r  r_adc_trig_done_i_1/O
                         net (fo=1, routed)           0.000     0.387    r_adc_trig_done_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  r_adc_trig_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.108ns  (logic 0.456ns (41.162%)  route 0.652ns (58.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.635    -0.858    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.652     0.250    r_run_adc_trigger_reg_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_500ns_delay/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.803ns  (logic 0.367ns (45.680%)  route 0.436ns (54.320%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.515    -1.461    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y37         FDRE                                         r  pulse_gen_500ns_delay/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.094 f  pulse_gen_500ns_delay/r_done_reg/Q
                         net (fo=1, routed)           0.436    -0.657    pulse_gen_500ns_delay/r_done
    SLICE_X64Y37         FDCE                                         f  pulse_gen_500ns_delay/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_mux_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.843ns  (logic 0.467ns (55.385%)  route 0.376ns (44.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.376    -0.716    r_run_adc_trigger_reg_n_0
    SLICE_X60Y40         LUT3 (Prop_lut3_I1_O)        0.100    -0.616 r  r_dds_mux_enable_i_1/O
                         net (fo=1, routed)           0.000    -0.616    r_dds_mux_enable_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  r_dds_mux_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_arm_sampler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_arm_500_ns_delay_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.847ns  (logic 0.418ns (49.374%)  route 0.429ns (50.626%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.515    -1.461    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.043 f  r_arm_sampler_reg/Q
                         net (fo=8, routed)           0.429    -0.614    r_arm_sampler
    SLICE_X65Y38         FDPE                                         f  r_arm_500_ns_delay_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_arm_sampler_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_sampler_armed_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.418ns (46.692%)  route 0.477ns (53.308%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.515    -1.461    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.043 f  r_arm_sampler_reg/Q
                         net (fo=8, routed)           0.477    -0.565    r_arm_sampler
    SLICE_X61Y38         FDPE                                         f  r_sampler_armed_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X61Y41         FDRE                                         r  r_dds_clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_run_adc_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dds_clk_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.943%)  route 0.552ns (60.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  r_run_adc_trigger_reg/Q
                         net (fo=9, routed)           0.552    -0.541    r_run_adc_trigger_reg_n_0
    SLICE_X60Y41         FDRE                                         r  r_dds_clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    dds_50_MHz_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  dds_50_MHz_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    dds_50_MHz_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    dds_50_MHz_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TEST_ACQ_START
                            (input port)
  Destination:            r_arm_sampler_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.587ns (24.297%)  route 4.944ns (75.703%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TEST_ACQ_START (IN)
                         net (fo=0)                   0.000     0.000    TEST_ACQ_START
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  TEST_ACQ_START_IBUF_inst/O
                         net (fo=2, routed)           4.944     6.407    TEST_ACQ_START_OUT_OBUF
    SLICE_X60Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.531 r  r_arm_sampler_i_1/O
                         net (fo=1, routed)           0.000     6.531    r_arm_sampler_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.515    -1.461    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            o_resampler_busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.710ns  (logic 1.568ns (42.274%)  route 2.141ns (57.726%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.622     3.066    pulse_gen_500ns_delay/i_reset_logic_IBUF
    SLICE_X62Y38         LUT5 (Prop_lut5_I4_O)        0.124     3.190 r  pulse_gen_500ns_delay/o_resampler_busy_i_1/O
                         net (fo=1, routed)           0.519     3.710    pulse_gen_500ns_delay_n_2
    SLICE_X62Y38         FDRE                                         r  o_resampler_busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y38         FDRE                                         r  o_resampler_busy_reg/C

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_stop_500ns_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.412ns  (logic 1.568ns (45.962%)  route 1.844ns (54.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.844     3.288    pulse_gen_500ns_delay/i_reset_logic_IBUF
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124     3.412 r  pulse_gen_500ns_delay/r_stop_500ns_delay_i_1/O
                         net (fo=1, routed)           0.000     3.412    pulse_gen_500ns_delay_n_1
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/C

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            r_run_adc_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.103ns  (logic 1.568ns (50.548%)  route 1.534ns (49.452%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.534     2.979    i_reset_logic_IBUF
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.103 r  r_run_adc_trigger_i_1/O
                         net (fo=1, routed)           0.000     3.103    r_run_adc_trigger_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            FSM_sequential_s_resamp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 1.444ns (48.707%)  route 1.521ns (51.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.521     2.965    i_reset_logic_IBUF
    SLICE_X62Y39         FDCE                                         f  FSM_sequential_s_resamp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.517    -1.459    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[0]/C

Slack:                    inf
  Source:                 i_reset_logic
                            (input port)
  Destination:            FSM_sequential_s_resamp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 1.444ns (48.707%)  route 1.521ns (51.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  i_reset_logic (IN)
                         net (fo=0)                   0.000     0.000    i_reset_logic
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 f  i_reset_logic_IBUF_inst/O
                         net (fo=9, routed)           1.521     2.965    i_reset_logic_IBUF
    SLICE_X62Y39         FDCE                                         f  FSM_sequential_s_resamp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.517    -1.459    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X62Y39         FDCE                                         r  FSM_sequential_s_resamp_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.296ns  (logic 0.670ns (29.182%)  route 1.626ns (70.818%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          1.116     1.634    pulse_gen_500ns_delay/r_start
    SLICE_X62Y38         LUT3 (Prop_lut3_I1_O)        0.152     1.786 r  pulse_gen_500ns_delay/o_pulse_i_1/O
                         net (fo=1, routed)           0.510     2.296    pulse_gen_500ns_delay/o_pulse_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  pulse_gen_500ns_delay/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.516    -1.460    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y38         FDRE                                         r  pulse_gen_500ns_delay/o_pulse_reg/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.483%)  route 1.536ns (70.517%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.987     1.505    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.629 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.549     2.178    pulse_gen_500ns_delay/r_counter
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.513    -1.463    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.524%)  route 1.532ns (70.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.987     1.505    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.629 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     2.174    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514    -1.462    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.524%)  route 1.532ns (70.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.987     1.505    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124     1.629 r  pulse_gen_500ns_delay/r_counter[5]_i_1/O
                         net (fo=5, routed)           0.546     2.174    pulse_gen_500ns_delay/r_counter
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          1.514    -1.462    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_sampler_armed_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            r_arm_sampler_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.245ns (73.772%)  route 0.087ns (26.228%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDPE                         0.000     0.000 r  r_sampler_armed_reg/C
    SLICE_X61Y38         FDPE (Prop_fdpe_C_Q)         0.200     0.200 f  r_sampler_armed_reg/Q
                         net (fo=1, routed)           0.087     0.287    r_sampler_armed
    SLICE_X60Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.332 r  r_arm_sampler_i_1/O
                         net (fo=1, routed)           0.000     0.332    r_arm_sampler_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.862    -0.809    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X60Y38         FDRE                                         r  r_arm_sampler_reg/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.006%)  route 0.185ns (52.994%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.185     0.349    pulse_gen_500ns_delay/r_start
    SLICE_X62Y37         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.862    -0.809    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y37         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[6]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.541%)  route 0.196ns (54.459%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.196     0.360    pulse_gen_500ns_delay/r_start
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.859    -0.812    pulse_gen_500ns_delay/clk_out2
    SLICE_X61Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.257     0.421    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.257     0.421    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[3]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.257     0.421    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[4]/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.938%)  route 0.257ns (61.062%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.257     0.421    pulse_gen_500ns_delay/r_start
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X62Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[5]/C

Slack:                    inf
  Source:                 r_adc_trig_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_stop_500ns_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.060%)  route 0.267ns (58.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE                         0.000     0.000 r  r_adc_trig_done_reg/C
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r_adc_trig_done_reg/Q
                         net (fo=3, routed)           0.267     0.408    pulse_gen_500ns_delay/r_stop_500ns_delay_reg
    SLICE_X63Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.453 r  pulse_gen_500ns_delay/r_stop_500ns_delay_i_1/O
                         net (fo=1, routed)           0.000     0.453    pulse_gen_500ns_delay_n_1
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.864    -0.807    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X63Y38         FDRE                                         r  r_stop_500ns_delay_reg/C

Slack:                    inf
  Source:                 r_adc_trig_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_run_adc_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.482%)  route 0.285ns (60.518%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE                         0.000     0.000 r  r_adc_trig_done_reg/C
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r_adc_trig_done_reg/Q
                         net (fo=3, routed)           0.285     0.426    r_adc_trig_done_reg_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.471 r  r_run_adc_trigger_i_1/O
                         net (fo=1, routed)           0.000     0.471    r_run_adc_trigger_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.862    -0.809    TEST_MASTER_CLK_OUT_OBUF
    SLICE_X61Y39         FDRE                                         r  r_run_adc_trigger_reg/C

Slack:                    inf
  Source:                 pulse_gen_500ns_delay/r_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_500ns_delay/r_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.064%)  route 0.317ns (65.936%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE                         0.000     0.000 r  pulse_gen_500ns_delay/r_start_reg/C
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pulse_gen_500ns_delay/r_start_reg/Q
                         net (fo=10, routed)          0.317     0.481    pulse_gen_500ns_delay/r_start
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  TEST_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    dds_50_MHz_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  dds_50_MHz_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    dds_50_MHz_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  dds_50_MHz_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    dds_50_MHz_clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  dds_50_MHz_clk/inst/clkout2_buf/O
                         net (fo=16, routed)          0.861    -0.810    pulse_gen_500ns_delay/clk_out2
    SLICE_X63Y36         FDRE                                         r  pulse_gen_500ns_delay/r_counter_reg[0]/C





