circuit control : @[:@2.0]
  module InstructionTypeDecode : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    output io_R_Format : UInt<1> @[:@6.4]
    output io_Load : UInt<1> @[:@6.4]
    output io_Store : UInt<1> @[:@6.4]
    output io_Branch : UInt<1> @[:@6.4]
    output io_I_Type : UInt<1> @[:@6.4]
    output io_JALR : UInt<1> @[:@6.4]
    output io_JAL : UInt<1> @[:@6.4]
    output io_LUI : UInt<1> @[:@6.4]
  
    node _T_32 = eq(io_opcode, UInt<6>("h33")) @[InstructionTypeDecode.scala 25:24:@16.4]
    node _T_35 = eq(io_opcode, UInt<2>("h3")) @[InstructionTypeDecode.scala 27:31:@21.6]
    node _T_38 = eq(io_opcode, UInt<6>("h23")) @[InstructionTypeDecode.scala 29:31:@26.8]
    node _T_41 = eq(io_opcode, UInt<7>("h63")) @[InstructionTypeDecode.scala 31:31:@31.10]
    node _T_44 = eq(io_opcode, UInt<5>("h13")) @[InstructionTypeDecode.scala 33:31:@36.12]
    node _T_47 = eq(io_opcode, UInt<7>("h67")) @[InstructionTypeDecode.scala 35:31:@41.14]
    node _T_50 = eq(io_opcode, UInt<7>("h6f")) @[InstructionTypeDecode.scala 37:31:@46.16]
    node _T_53 = eq(io_opcode, UInt<6>("h37")) @[InstructionTypeDecode.scala 39:31:@51.18]
    node _GEN_0 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 39:48:@52.18]
    node _GEN_1 = mux(_T_50, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 37:48:@47.16]
    node _GEN_2 = mux(_T_50, UInt<1>("h0"), _GEN_0) @[InstructionTypeDecode.scala 37:48:@47.16]
    node _GEN_3 = mux(_T_47, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_4 = mux(_T_47, UInt<1>("h0"), _GEN_1) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_5 = mux(_T_47, UInt<1>("h0"), _GEN_2) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_6 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_7 = mux(_T_44, UInt<1>("h0"), _GEN_3) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_8 = mux(_T_44, UInt<1>("h0"), _GEN_4) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_9 = mux(_T_44, UInt<1>("h0"), _GEN_5) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_10 = mux(_T_41, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_11 = mux(_T_41, UInt<1>("h0"), _GEN_6) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_12 = mux(_T_41, UInt<1>("h0"), _GEN_7) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_13 = mux(_T_41, UInt<1>("h0"), _GEN_8) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_14 = mux(_T_41, UInt<1>("h0"), _GEN_9) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_15 = mux(_T_38, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_16 = mux(_T_38, UInt<1>("h0"), _GEN_10) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_17 = mux(_T_38, UInt<1>("h0"), _GEN_11) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_18 = mux(_T_38, UInt<1>("h0"), _GEN_12) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_19 = mux(_T_38, UInt<1>("h0"), _GEN_13) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_20 = mux(_T_38, UInt<1>("h0"), _GEN_14) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_21 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_22 = mux(_T_35, UInt<1>("h0"), _GEN_15) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_23 = mux(_T_35, UInt<1>("h0"), _GEN_16) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_24 = mux(_T_35, UInt<1>("h0"), _GEN_17) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_25 = mux(_T_35, UInt<1>("h0"), _GEN_18) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_26 = mux(_T_35, UInt<1>("h0"), _GEN_19) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_27 = mux(_T_35, UInt<1>("h0"), _GEN_20) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_28 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_29 = mux(_T_32, UInt<1>("h0"), _GEN_21) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_30 = mux(_T_32, UInt<1>("h0"), _GEN_22) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_31 = mux(_T_32, UInt<1>("h0"), _GEN_23) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_32 = mux(_T_32, UInt<1>("h0"), _GEN_24) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_33 = mux(_T_32, UInt<1>("h0"), _GEN_25) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_34 = mux(_T_32, UInt<1>("h0"), _GEN_26) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_35 = mux(_T_32, UInt<1>("h0"), _GEN_27) @[InstructionTypeDecode.scala 25:41:@17.4]
    io_R_Format <= _GEN_28 @[InstructionTypeDecode.scala 16:28:@8.4 InstructionTypeDecode.scala 26:28:@18.6]
    io_Load <= _GEN_29 @[InstructionTypeDecode.scala 17:24:@9.4 InstructionTypeDecode.scala 28:24:@23.8]
    io_Store <= _GEN_30 @[InstructionTypeDecode.scala 18:25:@10.4 InstructionTypeDecode.scala 30:25:@28.10]
    io_Branch <= _GEN_31 @[InstructionTypeDecode.scala 19:26:@11.4 InstructionTypeDecode.scala 32:26:@33.12]
    io_I_Type <= _GEN_32 @[InstructionTypeDecode.scala 20:26:@12.4 InstructionTypeDecode.scala 34:26:@38.14]
    io_JALR <= _GEN_33 @[InstructionTypeDecode.scala 21:24:@13.4 InstructionTypeDecode.scala 36:24:@43.16]
    io_JAL <= _GEN_34 @[InstructionTypeDecode.scala 22:23:@14.4 InstructionTypeDecode.scala 38:23:@48.18]
    io_LUI <= _GEN_35 @[InstructionTypeDecode.scala 23:23:@15.4 InstructionTypeDecode.scala 40:23:@53.20]

  module control_decode : @[:@56.2]
    input clock : Clock @[:@57.4]
    input reset : UInt<1> @[:@58.4]
    input io_R_Format : UInt<1> @[:@59.4]
    input io_Load : UInt<1> @[:@59.4]
    input io_Store : UInt<1> @[:@59.4]
    input io_Branch : UInt<1> @[:@59.4]
    input io_I_Type : UInt<1> @[:@59.4]
    input io_JALR : UInt<1> @[:@59.4]
    input io_JAL : UInt<1> @[:@59.4]
    input io_LUI : UInt<1> @[:@59.4]
    output io_MemWrite : UInt<1> @[:@59.4]
    output io_Branch2 : UInt<1> @[:@59.4]
    output io_MemRead : UInt<1> @[:@59.4]
    output io_RegWrite : UInt<1> @[:@59.4]
    output io_MemtoReg : UInt<1> @[:@59.4]
    output io_ALUoperation : UInt<3> @[:@59.4]
    output io_operand_A_sel : UInt<2> @[:@59.4]
    output io_operand_B_sel : UInt<1> @[:@59.4]
    output io_extend_sel : UInt<2> @[:@59.4]
    output io_next_PC_sel : UInt<2> @[:@59.4]
  
    node _T_52 = eq(io_R_Format, UInt<1>("h1")) @[control_decode.scala 39:34:@71.4]
    node _T_55 = eq(io_Load, UInt<1>("h1")) @[control_decode.scala 41:29:@76.6]
    node _T_62 = eq(io_Store, UInt<1>("h1")) @[control_decode.scala 48:29:@85.8]
    node _T_68 = eq(io_Branch, UInt<1>("h1")) @[control_decode.scala 54:31:@93.10]
    node _T_73 = eq(io_I_Type, UInt<1>("h1")) @[control_decode.scala 59:31:@100.12]
    node _T_78 = eq(io_JALR, UInt<1>("h1")) @[control_decode.scala 65:29:@107.14]
    node _T_84 = eq(io_JAL, UInt<1>("h1")) @[control_decode.scala 71:27:@115.16]
    node _T_90 = eq(io_LUI, UInt<1>("h1")) @[control_decode.scala 77:28:@123.18]
    node _GEN_0 = mux(_T_90, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 77:36:@124.18]
    node _GEN_1 = mux(_T_90, UInt<3>("h6"), UInt<1>("h0")) @[control_decode.scala 77:36:@124.18]
    node _GEN_2 = mux(_T_90, UInt<2>("h3"), UInt<1>("h0")) @[control_decode.scala 77:36:@124.18]
    node _GEN_3 = mux(_T_84, UInt<1>("h1"), _GEN_0) @[control_decode.scala 71:35:@116.16]
    node _GEN_4 = mux(_T_84, UInt<2>("h3"), _GEN_1) @[control_decode.scala 71:35:@116.16]
    node _GEN_5 = mux(_T_84, UInt<2>("h2"), _GEN_2) @[control_decode.scala 71:35:@116.16]
    node _GEN_6 = mux(_T_84, UInt<2>("h2"), UInt<1>("h0")) @[control_decode.scala 71:35:@116.16]
    node _GEN_7 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[control_decode.scala 71:35:@116.16]
    node _GEN_8 = mux(_T_78, UInt<1>("h1"), _GEN_3) @[control_decode.scala 65:37:@108.14]
    node _GEN_9 = mux(_T_78, UInt<2>("h3"), _GEN_4) @[control_decode.scala 65:37:@108.14]
    node _GEN_10 = mux(_T_78, UInt<2>("h2"), _GEN_5) @[control_decode.scala 65:37:@108.14]
    node _GEN_11 = mux(_T_78, UInt<2>("h3"), _GEN_6) @[control_decode.scala 65:37:@108.14]
    node _GEN_12 = mux(_T_78, UInt<1>("h0"), _GEN_7) @[control_decode.scala 65:37:@108.14]
    node _GEN_13 = mux(_T_73, UInt<1>("h1"), _GEN_8) @[control_decode.scala 59:39:@101.12]
    node _GEN_14 = mux(_T_73, UInt<1>("h1"), _GEN_9) @[control_decode.scala 59:39:@101.12]
    node _GEN_15 = mux(_T_73, UInt<1>("h1"), _GEN_12) @[control_decode.scala 59:39:@101.12]
    node _GEN_16 = mux(_T_73, UInt<1>("h0"), _GEN_10) @[control_decode.scala 59:39:@101.12]
    node _GEN_17 = mux(_T_73, UInt<1>("h0"), _GEN_11) @[control_decode.scala 59:39:@101.12]
    node _GEN_18 = mux(_T_73, UInt<1>("h0"), _GEN_12) @[control_decode.scala 59:39:@101.12]
    node _GEN_19 = mux(_T_68, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 54:39:@94.10]
    node _GEN_20 = mux(_T_68, UInt<2>("h2"), _GEN_14) @[control_decode.scala 54:39:@94.10]
    node _GEN_21 = mux(_T_68, UInt<1>("h1"), _GEN_17) @[control_decode.scala 54:39:@94.10]
    node _GEN_22 = mux(_T_68, UInt<1>("h0"), _GEN_13) @[control_decode.scala 54:39:@94.10]
    node _GEN_23 = mux(_T_68, UInt<1>("h0"), _GEN_15) @[control_decode.scala 54:39:@94.10]
    node _GEN_24 = mux(_T_68, UInt<1>("h0"), _GEN_16) @[control_decode.scala 54:39:@94.10]
    node _GEN_25 = mux(_T_68, UInt<1>("h0"), _GEN_18) @[control_decode.scala 54:39:@94.10]
    node _GEN_26 = mux(_T_62, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 48:37:@86.8]
    node _GEN_27 = mux(_T_62, UInt<3>("h5"), _GEN_20) @[control_decode.scala 48:37:@86.8]
    node _GEN_28 = mux(_T_62, UInt<1>("h1"), _GEN_23) @[control_decode.scala 48:37:@86.8]
    node _GEN_29 = mux(_T_62, UInt<2>("h2"), _GEN_25) @[control_decode.scala 48:37:@86.8]
    node _GEN_30 = mux(_T_62, UInt<1>("h0"), _GEN_19) @[control_decode.scala 48:37:@86.8]
    node _GEN_31 = mux(_T_62, UInt<1>("h0"), _GEN_21) @[control_decode.scala 48:37:@86.8]
    node _GEN_32 = mux(_T_62, UInt<1>("h0"), _GEN_22) @[control_decode.scala 48:37:@86.8]
    node _GEN_33 = mux(_T_62, UInt<1>("h0"), _GEN_24) @[control_decode.scala 48:37:@86.8]
    node _GEN_34 = mux(_T_55, UInt<1>("h1"), _GEN_26) @[control_decode.scala 41:37:@77.6]
    node _GEN_35 = mux(_T_55, UInt<1>("h1"), _GEN_32) @[control_decode.scala 41:37:@77.6]
    node _GEN_36 = mux(_T_55, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 41:37:@77.6]
    node _GEN_37 = mux(_T_55, UInt<1>("h1"), _GEN_28) @[control_decode.scala 41:37:@77.6]
    node _GEN_38 = mux(_T_55, UInt<3>("h4"), _GEN_27) @[control_decode.scala 41:37:@77.6]
    node _GEN_39 = mux(_T_55, UInt<1>("h0"), _GEN_29) @[control_decode.scala 41:37:@77.6]
    node _GEN_40 = mux(_T_55, UInt<1>("h0"), _GEN_30) @[control_decode.scala 41:37:@77.6]
    node _GEN_41 = mux(_T_55, UInt<1>("h0"), _GEN_31) @[control_decode.scala 41:37:@77.6]
    node _GEN_42 = mux(_T_55, UInt<1>("h0"), _GEN_33) @[control_decode.scala 41:37:@77.6]
    node _GEN_43 = mux(_T_52, UInt<1>("h1"), _GEN_35) @[control_decode.scala 39:42:@72.4]
    node _GEN_44 = mux(_T_52, UInt<1>("h0"), _GEN_34) @[control_decode.scala 39:42:@72.4]
    node _GEN_45 = mux(_T_52, UInt<1>("h0"), _GEN_36) @[control_decode.scala 39:42:@72.4]
    node _GEN_46 = mux(_T_52, UInt<1>("h0"), _GEN_37) @[control_decode.scala 39:42:@72.4]
    node _GEN_47 = mux(_T_52, UInt<1>("h0"), _GEN_38) @[control_decode.scala 39:42:@72.4]
    node _GEN_48 = mux(_T_52, UInt<1>("h0"), _GEN_39) @[control_decode.scala 39:42:@72.4]
    node _GEN_49 = mux(_T_52, UInt<1>("h0"), _GEN_40) @[control_decode.scala 39:42:@72.4]
    node _GEN_50 = mux(_T_52, UInt<1>("h0"), _GEN_41) @[control_decode.scala 39:42:@72.4]
    node _GEN_51 = mux(_T_52, UInt<1>("h0"), _GEN_42) @[control_decode.scala 39:42:@72.4]
    io_MemWrite <= UInt<1>("h0") @[control_decode.scala 28:28:@61.4]
    io_Branch2 <= _GEN_49 @[control_decode.scala 29:27:@62.4 control_decode.scala 55:27:@95.12]
    io_MemRead <= _GEN_44 @[control_decode.scala 30:27:@63.4 control_decode.scala 42:27:@78.8 control_decode.scala 49:27:@87.10]
    io_RegWrite <= _GEN_43 @[control_decode.scala 31:28:@64.4 control_decode.scala 40:36:@73.6 control_decode.scala 43:28:@79.8 control_decode.scala 60:28:@102.14 control_decode.scala 66:28:@109.16 control_decode.scala 72:28:@117.18 control_decode.scala 78:28:@125.20]
    io_MemtoReg <= _GEN_45 @[control_decode.scala 32:28:@65.4 control_decode.scala 44:28:@80.8]
    io_ALUoperation <= _GEN_47 @[control_decode.scala 33:32:@66.4 control_decode.scala 46:32:@82.8 control_decode.scala 50:32:@88.10 control_decode.scala 56:32:@96.12 control_decode.scala 61:32:@103.14 control_decode.scala 67:32:@110.16 control_decode.scala 73:32:@118.18 control_decode.scala 79:32:@126.20]
    io_operand_A_sel <= _GEN_51 @[control_decode.scala 34:33:@67.4 control_decode.scala 68:33:@111.16 control_decode.scala 74:33:@119.18 control_decode.scala 80:33:@127.20]
    io_operand_B_sel <= _GEN_46 @[control_decode.scala 35:33:@68.4 control_decode.scala 45:33:@81.8 control_decode.scala 51:33:@89.10 control_decode.scala 62:33:@104.14 control_decode.scala 81:33:@128.20]
    io_extend_sel <= _GEN_48 @[control_decode.scala 36:30:@69.4 control_decode.scala 52:30:@90.10 control_decode.scala 82:30:@129.20]
    io_next_PC_sel <= _GEN_50 @[control_decode.scala 37:31:@70.4 control_decode.scala 57:31:@97.12 control_decode.scala 69:31:@112.16 control_decode.scala 75:31:@120.18]

  module control : @[:@132.2]
    input clock : Clock @[:@133.4]
    input reset : UInt<1> @[:@134.4]
    input io_opcode : UInt<7> @[:@135.4]
    output io_MemWrite : UInt<1> @[:@135.4]
    output io_Branch2 : UInt<1> @[:@135.4]
    output io_MemRead : UInt<1> @[:@135.4]
    output io_RegWrite : UInt<1> @[:@135.4]
    output io_MemtoReg : UInt<1> @[:@135.4]
    output io_ALUoperation : UInt<3> @[:@135.4]
    output io_operand_A_sel : UInt<2> @[:@135.4]
    output io_operand_B_sel : UInt<1> @[:@135.4]
    output io_extend_sel : UInt<2> @[:@135.4]
    output io_next_PC_sel : UInt<2> @[:@135.4]
  
    inst InstDecode of InstructionTypeDecode @[control.scala 32:40:@147.4]
    inst CtrlDecode of control_decode @[control.scala 33:40:@150.4]
    io_MemWrite <= CtrlDecode.io_MemWrite @[control.scala 21:28:@137.4 control.scala 44:28:@162.4]
    io_Branch2 <= CtrlDecode.io_Branch2 @[control.scala 22:27:@138.4 control.scala 45:27:@163.4]
    io_MemRead <= CtrlDecode.io_MemRead @[control.scala 23:27:@139.4 control.scala 46:27:@164.4]
    io_RegWrite <= CtrlDecode.io_RegWrite @[control.scala 24:28:@140.4 control.scala 47:28:@165.4]
    io_MemtoReg <= CtrlDecode.io_MemtoReg @[control.scala 25:28:@141.4 control.scala 48:28:@166.4]
    io_ALUoperation <= CtrlDecode.io_ALUoperation @[control.scala 26:32:@142.4 control.scala 49:32:@167.4]
    io_operand_A_sel <= CtrlDecode.io_operand_A_sel @[control.scala 27:33:@143.4 control.scala 50:33:@168.4]
    io_operand_B_sel <= CtrlDecode.io_operand_B_sel @[control.scala 28:33:@144.4 control.scala 51:33:@169.4]
    io_extend_sel <= CtrlDecode.io_extend_sel @[control.scala 29:30:@145.4 control.scala 52:30:@170.4]
    io_next_PC_sel <= CtrlDecode.io_next_PC_sel @[control.scala 30:31:@146.4 control.scala 53:31:@171.4]
    InstDecode.clock <= clock @[:@148.4]
    InstDecode.reset <= reset @[:@149.4]
    InstDecode.io_opcode <= io_opcode @[control.scala 34:37:@153.4]
    CtrlDecode.clock <= clock @[:@151.4]
    CtrlDecode.reset <= reset @[:@152.4]
    CtrlDecode.io_R_Format <= InstDecode.io_R_Format @[control.scala 35:39:@154.4]
    CtrlDecode.io_Load <= InstDecode.io_Load @[control.scala 36:35:@155.4]
    CtrlDecode.io_Store <= InstDecode.io_Store @[control.scala 37:36:@156.4]
    CtrlDecode.io_Branch <= InstDecode.io_Branch @[control.scala 38:37:@157.4]
    CtrlDecode.io_I_Type <= InstDecode.io_I_Type @[control.scala 39:37:@158.4]
    CtrlDecode.io_JALR <= InstDecode.io_JALR @[control.scala 40:35:@159.4]
    CtrlDecode.io_JAL <= InstDecode.io_JAL @[control.scala 41:34:@160.4]
    CtrlDecode.io_LUI <= InstDecode.io_LUI @[control.scala 42:34:@161.4]
