Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 17 05:22:14 2023
| Host         : H370HD3 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_zedboard_control_sets_placed.rpt
| Design       : top_zedboard
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           15 |
| No           | No                    | Yes                    |             167 |           56 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |            2039 |          796 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                                                                              Enable Signal                                                                             |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  U_main_clk/inst/pixelclk | U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_i_1_n_0                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |                1 |              1 |         1.00 |
|  U_main_clk/inst/pixelclk | U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/hsync_i_1_n_0                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |                1 |              1 |         1.00 |
|  U_main_clk/inst/clk      | U_localbus/U_top_uart/U_fnc_uart/baud_cnt[3]_i_1_n_0                                                                                                                   | u_top_core/u_register_file/x1/rst_n_reg |                1 |              4 |         4.00 |
|  U_main_clk/inst/clk      | U_localbus/U_top_uart/U_fnc_uart/tx_cnt[3]_i_1_n_0                                                                                                                     | u_top_core/u_register_file/x1/rst_n_reg |                1 |              4 |         4.00 |
|  U_main_clk/inst/clk      | U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[6]_i_1__0_n_0 |                                         |                2 |              7 |         3.50 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[65]_0[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_7[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                4 |              8 |         2.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_6[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_5[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_4[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[65]_1[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[65]_3[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_3[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_2[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                4 |              8 |         2.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_1[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[43]_0[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_5[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                3 |              8 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_4[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                2 |              8 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_3[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_2[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                3 |              8 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4][0]                                                                                                                  | u_top_core/u_register_file/x1/rst_n_reg |                3 |              8 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_1[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                3 |              8 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_0[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                4 |              8 |         2.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/E[0]                                                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |                1 |              8 |         8.00 |
|  U_main_clk/inst/clk      |                                                                                                                                                                        | cnt[7]_i_1_n_0                          |                2 |              8 |         4.00 |
|  U_main_clk/inst/pixelclk |                                                                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |                4 |             10 |         2.50 |
|  U_main_clk/inst/pixelclk | U_localbus/U_top_vgacontroller/U_reg_vga/U_reg00_vga_en/E[0]                                                                                                           | u_top_core/u_register_file/x1/rst_n_reg |                3 |             10 |         3.33 |
|  U_main_clk/inst/clk      | U_localbus/U_top_uart/U_fnc_uart/tx_buff[9]_i_1_n_0                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                3 |             10 |         3.33 |
|  U_main_clk/inst/pixelclk |                                                                                                                                                                        |                                         |                8 |             11 |         1.38 |
|  U_main_clk/inst/clk      |                                                                                                                                                                        |                                         |                7 |             11 |         1.57 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[69]_0                                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |                8 |             13 |         1.62 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[65]_4[0]                                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                5 |             16 |         3.20 |
|  U_main_clk/inst/pixelclk | U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr[18]_i_1_n_0                                                                                                    | u_top_core/u_register_file/x1/rst_n_reg |                6 |             19 |         3.17 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_7[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                6 |             31 |         5.17 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__19_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               18 |             32 |         1.78 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__1_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__20_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__21_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |                8 |             32 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[1]_0[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |               16 |             32 |         2.00 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__22_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               19 |             32 |         1.68 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__18_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__2_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               13 |             32 |         2.46 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__3_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               20 |             32 |         1.60 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__4_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               19 |             32 |         1.68 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__5_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__6_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__7_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               10 |             32 |         3.20 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__8_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               20 |             32 |         1.60 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__9_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1_n_0                                                                                                                            | u_top_core/u_register_file/x1/rst_n_reg |               17 |             32 |         1.88 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/wenble                                                                                                                                      | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_statemachine/Q[0]                                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |                7 |             32 |         4.57 |
|  U_main_clk/inst/clk      | u_top_core/u_statemachine/Q[4]                                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_csr/U_reg304/E[0]                                                                                                                                     | u_top_core/u_register_file/x1/rst_n_reg |               20 |             32 |         1.60 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_9[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                9 |             32 |         3.56 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_1[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |               18 |             32 |         1.78 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[66]_1                                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |               10 |             32 |         3.20 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/latch_execute_reg[66]_0                                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |               11 |             32 |         2.91 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_8[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |                8 |             32 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_top_execute/FSM_onehot_current_reg[4]_6[0]                                                                                                                | u_top_core/u_register_file/x1/rst_n_reg |               11 |             32 |         2.91 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/E[0]                                                                                                                                     | u_top_core/u_register_file/x1/rst_n_reg |               17 |             32 |         1.88 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_0[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__17_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_2[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |               11 |             32 |         2.91 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_3[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |               14 |             32 |         2.29 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_4[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[32]_5[0]                                                                                                          | u_top_core/u_register_file/x1/rst_n_reg |                9 |             32 |         3.56 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__0_n_0                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               18 |             32 |         1.78 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__11_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__12_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               12 |             32 |         2.67 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__13_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               19 |             32 |         1.68 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__16_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               18 |             32 |         1.78 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__14_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |                8 |             32 |         4.00 |
|  U_main_clk/inst/clk      | u_top_core/u_register_file/data[31]_i_1__15_n_0                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               10 |             32 |         3.20 |
|  U_main_clk/inst/clk      | U_localbus/U_top_gpio/U_fnc_gpio/U_refclk/refclk                                                                                                                       | u_top_core/u_register_file/x1/rst_n_reg |               38 |            104 |         2.74 |
|  U_main_clk/inst/clk      | u_top_core/u_statemachine/Q[3]                                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               29 |            107 |         3.69 |
|  U_main_clk/inst/clk      | u_top_core/u_statemachine/Q[2]                                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               60 |            125 |         2.08 |
|  U_main_clk/inst/clk      |                                                                                                                                                                        | u_top_core/u_register_file/x1/rst_n_reg |               52 |            157 |         3.02 |
|  U_main_clk/inst/clk      | u_top_core/u_statemachine/Q[1]                                                                                                                                         | u_top_core/u_register_file/x1/rst_n_reg |               48 |            162 |         3.38 |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


