#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01155298 .scope module, "SHIFTLEFT2" "SHIFTLEFT2" 2 151;
 .timescale -9 -12;
v01143870_0 .net *"_s1", 29 0, L_011922F8; 1 drivers
v01143920_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v01189DC8_0 .net "in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01189740_0 .net "out", 31 0, L_01192610; 1 drivers
L_011922F8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_01192610 .concat [ 2 30 0 0], C4<00>, L_011922F8;
S_011553A8 .scope module, "tb_top_module" "tb_top_module" 3 3;
 .timescale -9 -12;
L_01199C50 .functor BUFZ 32, v011913F8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01199CF8 .functor BUFZ 32, L_011928D0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01193A58_0 .var "clk", 0 0;
v01193638_0 .var/i "cycle", 31 0;
v01193B08_0 .var/i "errors", 31 0;
v01193AB0_0 .var "inst_mnemonic", 48 1;
v01193BB8_0 .net "instr", 31 0, L_01199CF8; 1 drivers
v01193C10_0 .net "pc_current", 31 0, L_01199C50; 1 drivers
v01192140_0 .var "reset", 0 0;
v01192038_0 .var/i "s0_val", 31 0;
v01192820_0 .var/i "s1_val", 31 0;
v01192248_0 .var/i "s2_val", 31 0;
v01192350_0 .var/i "s3_val", 31 0;
v01192090_0 .var/i "s7_val", 31 0;
v01192718_0 .var/i "t0_val", 31 0;
E_0113ED30 .event edge, v01193BB8_0;
S_01152B48 .scope task, "write_imem" "write_imem" 3 41, 3 41, S_011553A8;
 .timescale -9 -12;
v011939A8_0 .var/i "addr", 31 0;
v011935E0_0 .var "val", 31 0;
TD_tb_top_module.write_imem ;
    %load/v 8, v011935E0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v011939A8_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v01191A80, 8, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v011935E0_0, 8;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 8;
T_0.1 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v011939A8_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v01191A80, 8, 8;
t_1 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 8, v011935E0_0, 8;
    %jmp T_0.3;
T_0.2 ;
    %mov 8, 2, 8;
T_0.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v011939A8_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v01191A80, 8, 8;
t_2 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v011935E0_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v011939A8_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v01191A80, 8, 8;
t_3 ;
    %end;
S_01155430 .scope module, "dut" "TOP_MODULE" 3 17, 4 1, S_011553A8;
 .timescale -9 -12;
L_01151110 .functor AND 1, v0118F7B0_0, L_01196E58, C4<1>, C4<1>;
L_01150FC0 .functor OR 1, v0118F128_0, L_01151110, C4<0>, C4<0>;
v011915B0_0 .net "clk", 0 0, v01193A58_0; 1 drivers
v01191030_0 .net "reset", 0 0, v01192140_0; 1 drivers
v011911E8_0 .net "w_alu_op_cu", 2 0, v0118F0D0_0; 1 drivers
v011914A8_0 .net "w_alu_op_ex", 2 0, v0118D698_0; 1 drivers
v011918C8_0 .net "w_alu_op_hz", 2 0, L_01196EB0; 1 drivers
v01191608_0 .net "w_alu_result", 31 0, v0118AA60_0; 1 drivers
v01191660_0 .net "w_alu_result_mem", 31 0, v0118AE80_0; 1 drivers
v01190FD8_0 .net "w_alu_result_wb", 31 0, v01189ED0_0; 1 drivers
v01191088_0 .net "w_alu_src_cu", 0 0, v0118F650_0; 1 drivers
v01191978_0 .net "w_alu_src_ex", 0 0, v0118D7A0_0; 1 drivers
v011910E0_0 .net "w_alu_src_hz", 0 0, L_01196E00; 1 drivers
v01191768_0 .net "w_branch_cu", 0 0, v0118F7B0_0; 1 drivers
v01191240_0 .net "w_branch_taken", 0 0, L_01151110; 1 drivers
v01191818_0 .net "w_equal", 0 0, L_01196E58; 1 drivers
v011916B8_0 .net "w_flush", 0 0, L_01195048; 1 drivers
v01191870_0 .net "w_forwardA", 1 0, v0118D068_0; 1 drivers
v01191190_0 .net "w_forwardB", 1 0, v0118D958_0; 1 drivers
v01191298_0 .net "w_forwardC", 1 0, v0118DAB8_0; 1 drivers
v01191348_0 .net "w_forwardD", 1 0, v0118DC70_0; 1 drivers
v01191500_0 .net "w_ifid_stall", 0 0, v0118E120_0; 1 drivers
v01191450_0 .net "w_imm16", 15 0, L_01192980; 1 drivers
v01191558_0 .net "w_imm32", 31 0, L_011973D8; 1 drivers
v01193060_0 .net "w_imm32_ex", 31 0, v0118D6F0_0; 1 drivers
v01192DA0_0 .net "w_instr_id", 31 0, v01190130_0; 1 drivers
v01192D48_0 .net "w_instr_if", 31 0, L_011928D0; 1 drivers
v01192E50_0 .net "w_jump_cu", 0 0, v0118F128_0; 1 drivers
v01192B90_0 .net "w_mem_read_cu", 0 0, v0118F288_0; 1 drivers
v01192FB0_0 .net "w_mem_read_data", 31 0, L_01195A10; 1 drivers
v01193008_0 .net "w_mem_read_ex", 0 0, v0118D7F8_0; 1 drivers
v011933D0_0 .net "w_mem_read_hz", 0 0, L_011974E0; 1 drivers
v01193378_0 .net "w_mem_read_mem", 0 0, v0118A748_0; 1 drivers
v01193110_0 .net "w_mem_to_reg_cu", 0 0, v0118FE38_0; 1 drivers
v01192DF8_0 .net "w_mem_to_reg_ex", 0 0, v0118CF60_0; 1 drivers
v011930B8_0 .net "w_mem_to_reg_hz", 0 0, L_011970C0; 1 drivers
v01192BE8_0 .net "w_mem_to_reg_mem", 0 0, v0118AA08_0; 1 drivers
v01193428_0 .net "w_mem_to_reg_wb", 0 0, v0118A030_0; 1 drivers
v01193168_0 .net "w_mem_write_cu", 0 0, v0118FBD0_0; 1 drivers
v011931C0_0 .net "w_mem_write_ex", 0 0, v0118DA08_0; 1 drivers
v01193480_0 .net "w_mem_write_hz", 0 0, L_01196F60; 1 drivers
v01192EA8_0 .net "w_mem_write_mem", 0 0, v0118B198_0; 1 drivers
v01192C40_0 .net "w_mux_control_hazard", 0 0, v0118DF68_0; 1 drivers
v01192CF0_0 .net "w_opcode", 5 0, L_011927C8; 1 drivers
v01192F00_0 .net "w_pc_cur", 31 0, v011913F8_0; 1 drivers
v01193270_0 .net "w_pc_decode", 31 0, L_01196DA8; 1 drivers
v01192B38_0 .net "w_pc_in", 31 0, L_011923A8; 1 drivers
v01192C98_0 .net "w_pc_next_id", 31 0, v01190A20_0; 1 drivers
v011934D8_0 .net "w_pc_next_if", 31 0, v01191138_0; 1 drivers
v01193530_0 .net "w_pc_src", 0 0, L_01150FC0; 1 drivers
v01192F58_0 .net "w_pc_stall", 0 0, v0118E280_0; 1 drivers
v01193218_0 .net "w_rd", 4 0, L_011925B8; 1 drivers
v011932C8_0 .net "w_rd1", 31 0, L_01192508; 1 drivers
v01192A88_0 .net "w_rd1_ex", 31 0, v0118D170_0; 1 drivers
v01193320_0 .net "w_rd2", 31 0, L_01196F08; 1 drivers
v01192AE0_0 .net "w_rd2_ex", 31 0, v0118D220_0; 1 drivers
v01193B60_0 .net "w_rd_ex", 4 0, v0118D010_0; 1 drivers
v01193848_0 .net "w_read_data_wb", 31 0, v01189A00_0; 1 drivers
v01193950_0 .net "w_reg_dst_cu", 0 0, v0118FDE0_0; 1 drivers
v01193D18_0 .net "w_reg_dst_ex", 0 0, v0118D278_0; 1 drivers
v01193E78_0 .net "w_reg_dst_hz", 0 0, L_01197488; 1 drivers
v01193798_0 .net "w_reg_write_cu", 0 0, v0118FA70_0; 1 drivers
v01193E20_0 .net "w_reg_write_ex", 0 0, v0118D2D0_0; 1 drivers
v01193D70_0 .net "w_reg_write_hz", 0 0, L_01197068; 1 drivers
v01193DC8_0 .net "w_reg_write_mem", 0 0, v0118B038_0; 1 drivers
v01193740_0 .net "w_reg_write_wb", 0 0, v01189B60_0; 1 drivers
v01193690_0 .net "w_rs", 4 0, L_01192400; 1 drivers
v01193588_0 .net "w_rs_ex", 4 0, v0118EDD8_0; 1 drivers
v01193C68_0 .net "w_rt", 4 0, L_011922A0; 1 drivers
v011937F0_0 .net "w_rt_ex", 4 0, v0118EE30_0; 1 drivers
v01193ED0_0 .net "w_wb_write_data", 31 0, L_011960F0; 1 drivers
v01193CC0_0 .net "w_write_data_ex", 31 0, L_01199DD8; 1 drivers
v011938A0_0 .net "w_write_data_mem", 31 0, v0118ABC0_0; 1 drivers
v01193A00_0 .net "w_write_reg_ex", 4 0, L_011958B0; 1 drivers
v011938F8_0 .net "w_write_reg_mem", 4 0, v0118AC18_0; 1 drivers
v011936E8_0 .net "w_write_reg_wb", 4 0, v01189D18_0; 1 drivers
L_011927C8 .part v01190130_0, 26, 6;
L_01192400 .part v01190130_0, 21, 5;
L_011922A0 .part v01190130_0, 16, 5;
L_011925B8 .part v01190130_0, 11, 5;
L_01192980 .part v01190130_0, 0, 16;
S_011528A0 .scope module, "mux_pc_unit" "MUX_PC" 4 122, 5 1, S_01155430;
 .timescale -9 -12;
v011919D0_0 .alias "pc", 31 0, v01192B38_0;
v01191A28_0 .alias "pc_decode", 31 0, v01193270_0;
v01190F80_0 .alias "pc_next", 31 0, v011934D8_0;
v011913A0_0 .alias "pc_src", 0 0, v01193530_0;
L_011923A8 .functor MUXZ 32, v01191138_0, L_01196DA8, L_01150FC0, C4<>;
S_01152460 .scope module, "pc_unit" "PC" 4 132, 5 11, S_01155430;
 .timescale -9 -12;
v011913F8_0 .var "PC_pc", 31 0;
v01191920_0 .alias "clk", 0 0, v011915B0_0;
v011917C0_0 .alias "pc", 31 0, v01192B38_0;
v01191710_0 .alias "reset", 0 0, v01191030_0;
v011912F0_0 .alias "stall", 0 0, v01192F58_0;
S_011521B8 .scope module, "pc_add_4" "PC_Add_4" 4 143, 5 51, S_01155430;
 .timescale -9 -12;
v01191E48_0 .alias "PC_pc", 31 0, v01192F00_0;
v01191138_0 .var "pc_next", 31 0;
E_01140BB0 .event edge, v01190080_0;
S_011520A8 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 4 151, 5 33, S_01155430;
 .timescale -9 -12;
P_01140A34 .param/l "MEM_SIZE" 5 38, +C4<010000000000>;
v01190080_0 .alias "PC_pc", 31 0, v01192F00_0;
v011907B8_0 .net *"_s0", 7 0, L_01192878; 1 drivers
v011900D8_0 .net *"_s10", 7 0, L_01192928; 1 drivers
v01190188_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v011901E0_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01190238_0 .net *"_s17", 31 0, L_011926C0; 1 drivers
v01190290_0 .net *"_s18", 31 0, L_01192668; 1 drivers
v01191B30_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v01191AD8_0 .net *"_s20", 7 0, L_011929D8; 1 drivers
v01191D40_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v01191B88_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v01191D98_0 .net *"_s27", 31 0, L_01192A30; 1 drivers
v01191BE0_0 .net *"_s28", 31 0, L_011920E8; 1 drivers
v01191EF8_0 .net *"_s30", 7 0, L_01192770; 1 drivers
v01191C38_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01191EA0_0 .net *"_s7", 31 0, L_01191FE0; 1 drivers
v01191C90_0 .net *"_s8", 31 0, L_01192560; 1 drivers
v01191CE8_0 .alias "instruction", 31 0, v01192D48_0;
v01191A80 .array "memory", 1023 0, 7 0;
L_01192878 .array/port v01191A80, L_01192560;
L_01191FE0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_01192560 .arith/sum 32, v011913F8_0, L_01191FE0;
L_01192928 .array/port v01191A80, L_01192668;
L_011926C0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_01192668 .arith/sum 32, v011913F8_0, L_011926C0;
L_011929D8 .array/port v01191A80, L_011920E8;
L_01192A30 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_011920E8 .arith/sum 32, v011913F8_0, L_01192A30;
L_01192770 .array/port v01191A80, v011913F8_0;
L_011928D0 .concat [ 8 8 8 8], L_01192770, L_011929D8, L_01192928, L_01192878;
S_01152350 .scope module, "if_id_reg" "IF_ID_REGISTER" 4 159, 6 13, S_01155430;
 .timescale -9 -12;
v01190708_0 .alias "clk", 0 0, v011915B0_0;
v01190970_0 .alias "flush", 0 0, v011916B8_0;
v01190130_0 .var "instruction", 31 0;
v011909C8_0 .alias "instruction_in", 31 0, v01192D48_0;
v01190A20_0 .var "pc_next", 31 0;
v0118FF78_0 .alias "pc_next_in", 31 0, v011934D8_0;
v0118FFD0_0 .alias "reset", 0 0, v01191030_0;
v011905A8_0 .alias "stall", 0 0, v01191500_0;
S_01151F98 .scope module, "big_register" "BIG_REGISTER" 4 173, 2 67, S_01155430;
 .timescale -9 -12;
v01190B80_0 .alias "EX_MEM_value", 31 0, v01191660_0;
v01190C88_0 .alias "MEM_WB_value", 31 0, v01193ED0_0;
v01190B28_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v01190E40_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v01190D38_0 .net *"_s14", 0 0, L_01191F88; 1 drivers
v01190AD0_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v01190E98_0 .net *"_s18", 0 0, L_01197430; 1 drivers
v01190D90_0 .net *"_s2", 0 0, L_01192198; 1 drivers
v01190EF0_0 .net *"_s20", 31 0, L_01197010; 1 drivers
v01190DE8_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v01190918_0 .net *"_s6", 0 0, L_011921F0; 1 drivers
v01190398_0 .net *"_s8", 31 0, L_011924B0; 1 drivers
v011904A0_0 .alias "clk", 0 0, v011915B0_0;
v011902E8_0 .alias "equal_after_forward", 0 0, v01191818_0;
v011906B0_0 .alias "forwardC", 1 0, v01191298_0;
v01190810_0 .alias "forwardD", 1 0, v01191348_0;
v011904F8_0 .alias "id_op_a", 31 0, v011932C8_0;
v01190600_0 .alias "id_op_b", 31 0, v01193320_0;
v01190340_0 .alias "reg_write_in", 0 0, v01193740_0;
v01190760_0 .alias "reset", 0 0, v01191030_0;
v01190658_0 .net "rf_equal", 0 0, L_01192458; 1 drivers
v01190550_0 .net "rf_rd1", 31 0, v0118FB20_0; 1 drivers
v011903F0_0 .net "rf_rd2", 31 0, v0118FD30_0; 1 drivers
v011908C0_0 .alias "rs_addr", 4 0, v01193690_0;
v01190868_0 .alias "rt_addr", 4 0, v01193C68_0;
v01190448_0 .alias "write_addr", 4 0, v011936E8_0;
v01190028_0 .alias "write_data", 31 0, v01193ED0_0;
L_01192198 .cmp/eq 2, v0118DAB8_0, C4<10>;
L_011921F0 .cmp/eq 2, v0118DAB8_0, C4<01>;
L_011924B0 .functor MUXZ 32, v0118FB20_0, L_011960F0, L_011921F0, C4<>;
L_01192508 .functor MUXZ 32, L_011924B0, v0118AE80_0, L_01192198, C4<>;
L_01191F88 .cmp/eq 2, v0118DC70_0, C4<10>;
L_01197430 .cmp/eq 2, v0118DC70_0, C4<01>;
L_01197010 .functor MUXZ 32, v0118FD30_0, L_011960F0, L_01197430, C4<>;
L_01196F08 .functor MUXZ 32, L_01197010, v0118AE80_0, L_01191F88, C4<>;
L_01196E58 .cmp/eq 32, L_01192508, L_01196F08;
S_01152020 .scope module, "u_rf" "REGISTER_FILE" 2 101, 2 9, S_01151F98;
 .timescale -9 -12;
v0118FB78_0 .alias "clk", 0 0, v011915B0_0;
v0118FE90_0 .alias "equal", 0 0, v01190658_0;
v0118FAC8_0 .var/i "i", 31 0;
v0118FB20_0 .var "read_data_1", 31 0;
v0118FD30_0 .var "read_data_2", 31 0;
v0118FC28_0 .alias "reg_write_in", 0 0, v01193740_0;
v0118FC80 .array "regs", 31 0, 31 0;
v0118FD88_0 .alias "reset", 0 0, v01191030_0;
v01190A78_0 .alias "rs_addr", 4 0, v01193690_0;
v01190CE0_0 .alias "rt_addr", 4 0, v01193C68_0;
v01190BD8_0 .alias "write_addr", 4 0, v011936E8_0;
v01190C30_0 .alias "write_data", 31 0, v01193ED0_0;
E_01140350 .event posedge, v01189C10_0;
L_01192458 .cmp/eq 32, v0118FB20_0, v0118FD30_0;
S_01152570 .scope module, "control_unit" "CONTROL_UNIT" 4 202, 7 1, S_01155430;
 .timescale -9 -12;
P_010F0424 .param/l "R_Type" 7 8, C4<000000>;
P_010F0438 .param/l "addi" 7 11, C4<001000>;
P_010F044C .param/l "andi" 7 12, C4<001100>;
P_010F0460 .param/l "beq" 7 10, C4<000100>;
P_010F0474 .param/l "j" 7 9, C4<000010>;
P_010F0488 .param/l "lw" 7 15, C4<100011>;
P_010F049C .param/l "ori" 7 13, C4<001101>;
P_010F04B0 .param/l "sw" 7 16, C4<101011>;
P_010F04C4 .param/l "xori" 7 14, C4<001110>;
v0118F0D0_0 .var "alu_op", 2 0;
v0118F650_0 .var "alu_src", 0 0;
v0118F7B0_0 .var "branch", 0 0;
v0118F128_0 .var "jump", 0 0;
v0118F288_0 .var "mem_read", 0 0;
v0118FE38_0 .var "mem_to_reg", 0 0;
v0118FBD0_0 .var "mem_write", 0 0;
v0118FCD8_0 .alias "opcode", 5 0, v01192CF0_0;
v0118FEE8_0 .var "pc_src", 0 0;
v0118FDE0_0 .var "reg_dst", 0 0;
v0118FA70_0 .var "reg_write", 0 0;
E_0113FED0 .event edge, v0118FCD8_0;
S_01152928 .scope module, "flush_control" "FLUSHCONTROL" 4 218, 6 1, S_01155430;
 .timescale -9 -12;
L_011951D0 .functor AND 1, L_01196E58, v0118F7B0_0, C4<1>, C4<1>;
L_01195048 .functor OR 1, v0118F128_0, L_011951D0, C4<0>, C4<0>;
v0118F2E0_0 .net *"_s0", 0 0, L_011951D0; 1 drivers
v0118F498_0 .alias "branch_flag", 0 0, v01191768_0;
v0118F5A0_0 .alias "flush", 0 0, v011916B8_0;
v0118F4F0_0 .alias "jump", 0 0, v01192E50_0;
v0118EFC8_0 .alias "reg_equal_flag", 0 0, v01191818_0;
S_01152818 .scope module, "top_decode_addr" "TOP_DECODE_ADDR" 4 228, 8 64, S_01155430;
 .timescale -9 -12;
v0118F548_0 .alias "branch", 0 0, v01191768_0;
v0118F338_0 .net "branch_addr", 31 0, L_011972D0; 1 drivers
v0118FA18_0 .alias "instruction", 31 0, v01192DA0_0;
v0118EF70_0 .alias "jump", 0 0, v01192E50_0;
v0118F390_0 .net "jump_addr", 31 0, L_01197118; 1 drivers
v0118F020_0 .alias "pc_decode", 31 0, v01193270_0;
v0118F700_0 .alias "pc_next", 31 0, v01192C98_0;
L_01197698 .part v01190130_0, 0, 16;
L_01197328 .part v01190130_0, 0, 26;
S_01152130 .scope module, "u_branch_addr" "BRANCH_ADDR" 8 78, 8 6, S_01152818;
 .timescale -9 -12;
v0118F860_0 .net *"_s1", 0 0, L_011975E8; 1 drivers
v0118F758_0 .net *"_s10", 1 0, C4<00>; 1 drivers
v0118F8B8_0 .net *"_s2", 15 0, L_01197220; 1 drivers
v0118F3E8_0 .net *"_s6", 31 0, L_011971C8; 1 drivers
v0118F9C0_0 .net *"_s8", 29 0, L_01197278; 1 drivers
v0118F440_0 .net "address", 15 0, L_01197698; 1 drivers
v0118F6A8_0 .alias "branch_addr", 31 0, v0118F338_0;
v0118F180_0 .alias "pc_next", 31 0, v01192C98_0;
v0118F5F8_0 .net "signext_imm", 31 0, L_01197640; 1 drivers
L_011975E8 .part L_01197698, 15, 1;
LS_01197220_0_0 .concat [ 1 1 1 1], L_011975E8, L_011975E8, L_011975E8, L_011975E8;
LS_01197220_0_4 .concat [ 1 1 1 1], L_011975E8, L_011975E8, L_011975E8, L_011975E8;
LS_01197220_0_8 .concat [ 1 1 1 1], L_011975E8, L_011975E8, L_011975E8, L_011975E8;
LS_01197220_0_12 .concat [ 1 1 1 1], L_011975E8, L_011975E8, L_011975E8, L_011975E8;
L_01197220 .concat [ 4 4 4 4], LS_01197220_0_0, LS_01197220_0_4, LS_01197220_0_8, LS_01197220_0_12;
L_01197640 .concat [ 16 16 0 0], L_01197698, L_01197220;
L_01197278 .part L_01197640, 0, 30;
L_011971C8 .concat [ 2 30 0 0], C4<00>, L_01197278;
L_011972D0 .arith/sum 32, v01190A20_0, L_011971C8;
S_011523D8 .scope module, "u_jump_addr" "JUMP_ADDR" 8 85, 8 23, S_01152818;
 .timescale -9 -12;
v0118F1D8_0 .net *"_s1", 3 0, L_011976F0; 1 drivers
v0118F910_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0118F078_0 .net "address", 25 0, L_01197328; 1 drivers
v0118F230_0 .alias "jump_addr", 31 0, v0118F390_0;
v0118F968_0 .alias "pc_next", 31 0, v01192C98_0;
L_011976F0 .part v01190A20_0, 28, 4;
L_01197118 .concat [ 2 26 4 0], C4<00>, L_01197328, L_011976F0;
S_011522C8 .scope module, "u_mux_pc_decode" "MUX_PC_DECODE" 8 92, 8 38, S_01152818;
 .timescale -9 -12;
v0118E858_0 .net *"_s0", 31 0, L_01197590; 1 drivers
v0118E388_0 .alias "branch", 0 0, v01191768_0;
v0118E490_0 .alias "branch_addr", 31 0, v0118F338_0;
v0118E4E8_0 .alias "jump", 0 0, v01192E50_0;
v0118E6A0_0 .alias "jump_addr", 31 0, v0118F390_0;
v0118E598_0 .alias "pc_decode", 31 0, v01193270_0;
v0118F808_0 .alias "pc_next", 31 0, v01192C98_0;
L_01197590 .functor MUXZ 32, v01190A20_0, L_011972D0, v0118F7B0_0, C4<>;
L_01196DA8 .functor MUXZ 32, L_01197590, L_01197118, v0118F128_0, C4<>;
S_01152708 .scope module, "signextend" "SIGNEXTEND" 4 239, 2 141, S_01155430;
 .timescale -9 -12;
v0118E228_0 .net *"_s1", 0 0, L_01197380; 1 drivers
v0118E7A8_0 .net *"_s2", 15 0, L_01197538; 1 drivers
v0118E800_0 .alias "in", 15 0, v01191450_0;
v0118DFC0_0 .alias "out", 31 0, v01191558_0;
L_01197380 .part L_01192980, 15, 1;
LS_01197538_0_0 .concat [ 1 1 1 1], L_01197380, L_01197380, L_01197380, L_01197380;
LS_01197538_0_4 .concat [ 1 1 1 1], L_01197380, L_01197380, L_01197380, L_01197380;
LS_01197538_0_8 .concat [ 1 1 1 1], L_01197380, L_01197380, L_01197380, L_01197380;
LS_01197538_0_12 .concat [ 1 1 1 1], L_01197380, L_01197380, L_01197380, L_01197380;
L_01197538 .concat [ 4 4 4 4], LS_01197538_0_0, LS_01197538_0_4, LS_01197538_0_8, LS_01197538_0_12;
L_011973D8 .concat [ 16 16 0 0], L_01192980, L_01197538;
S_011524E8 .scope module, "data_hazard_detection_unit" "HAZARD_DETECTION_UNIT" 4 247, 9 1, S_01155430;
 .timescale -9 -12;
v0118E438_0 .alias "ID_EX_mem_read", 0 0, v01193008_0;
v0118E330_0 .alias "ID_EX_rd", 4 0, v01193A00_0;
v0118E178_0 .alias "ID_EX_rt", 4 0, v011937F0_0;
v0118EA10_0 .alias "IF_ID_rs", 4 0, v01193690_0;
v0118E908_0 .alias "IF_ID_rt", 4 0, v01193C68_0;
v0118E120_0 .var "IF_ID_stall", 0 0;
v0118E6F8_0 .alias "branch", 0 0, v01191768_0;
v0118DF68_0 .var "mux_control_hazard", 0 0;
v0118E280_0 .var "pc_stall", 0 0;
v0118E1D0_0 .alias "reg_write", 0 0, v01193E20_0;
E_0113FFF0/0 .event edge, v0118ADD0_0, v0118A850_0, v0118DED8_0, v0118DBC0_0;
E_0113FFF0/1 .event edge, v0118E6F8_0, v0118AF30_0, v0118AFE0_0;
E_0113FFF0 .event/or E_0113FFF0/0, E_0113FFF0/1;
S_01151E88 .scope module, "mux_hazard_control" "MUX_HAZARD_CONTROL" 4 264, 10 1, S_01155430;
 .timescale -9 -12;
v0118EB18_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0118ED80_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v0118EB70_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0118EC78_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0118EE88_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0118EEE0_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0118EC20_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v0118ECD0_0 .alias "alu_op", 2 0, v011918C8_0;
v0118EA68_0 .alias "alu_op_in", 2 0, v011911E8_0;
v0118EAC0_0 .alias "alu_src", 0 0, v011910E0_0;
v0118E750_0 .alias "alu_src_in", 0 0, v01191088_0;
v0118E540_0 .alias "mem_read", 0 0, v011933D0_0;
v0118E070_0 .alias "mem_read_in", 0 0, v01192B90_0;
v0118E960_0 .alias "mem_to_reg", 0 0, v011930B8_0;
v0118E0C8_0 .alias "mem_to_reg_in", 0 0, v01193110_0;
v0118E2D8_0 .alias "mem_write", 0 0, v01193480_0;
v0118E018_0 .alias "mem_write_in", 0 0, v01193168_0;
v0118E9B8_0 .alias "reg_dst", 0 0, v01193E78_0;
v0118E3E0_0 .alias "reg_dst_in", 0 0, v01193950_0;
v0118E5F0_0 .alias "reg_write", 0 0, v01193D70_0;
v0118E8B0_0 .alias "reg_write_in", 0 0, v01193798_0;
v0118E648_0 .alias "stall", 0 0, v01192C40_0;
L_01197488 .functor MUXZ 1, v0118FDE0_0, C4<0>, v0118DF68_0, C4<>;
L_01196E00 .functor MUXZ 1, v0118F650_0, C4<0>, v0118DF68_0, C4<>;
L_01196EB0 .functor MUXZ 3, v0118F0D0_0, C4<000>, v0118DF68_0, C4<>;
L_011974E0 .functor MUXZ 1, v0118F288_0, C4<0>, v0118DF68_0, C4<>;
L_01196F60 .functor MUXZ 1, v0118FBD0_0, C4<0>, v0118DF68_0, C4<>;
L_01197068 .functor MUXZ 1, v0118FA70_0, C4<0>, v0118DF68_0, C4<>;
L_011970C0 .functor MUXZ 1, v0118FE38_0, C4<0>, v0118DF68_0, C4<>;
S_01151C68 .scope module, "id_ex_reg" "ID_EX_REGISTER" 4 287, 11 1, S_01155430;
 .timescale -9 -12;
v0118D698_0 .var "alu_op", 2 0;
v0118D1C8_0 .alias "alu_op_in", 2 0, v011918C8_0;
v0118D7A0_0 .var "alu_src", 0 0;
v0118D900_0 .alias "alu_src_in", 0 0, v011910E0_0;
v0118D850_0 .alias "clk", 0 0, v011915B0_0;
v0118D6F0_0 .var "ins_15_0", 31 0;
v0118D8A8_0 .alias "ins_15_0_in", 31 0, v01191558_0;
v0118D7F8_0 .var "mem_read", 0 0;
v0118D9B0_0 .alias "mem_read_in", 0 0, v011933D0_0;
v0118CF60_0 .var "mem_to_reg", 0 0;
v0118D118_0 .alias "mem_to_reg_in", 0 0, v011930B8_0;
v0118DA08_0 .var "mem_write", 0 0;
v0118CFB8_0 .alias "mem_write_in", 0 0, v01193480_0;
v0118D010_0 .var "rd", 4 0;
v0118D0C0_0 .alias "rd_in", 4 0, v01193218_0;
v0118D170_0 .var "read_data_1", 31 0;
v0118D430_0 .alias "read_data_1_in", 31 0, v011932C8_0;
v0118D220_0 .var "read_data_2", 31 0;
v0118D3D8_0 .alias "read_data_2_in", 31 0, v01193320_0;
v0118D278_0 .var "reg_dst", 0 0;
v0118D328_0 .alias "reg_dst_in", 0 0, v01193E78_0;
v0118D2D0_0 .var "reg_write", 0 0;
v0118D4E0_0 .alias "reg_write_in", 0 0, v01193D70_0;
v0118D590_0 .alias "reset", 0 0, v01191030_0;
v0118EDD8_0 .var "rs", 4 0;
v0118EBC8_0 .alias "rs_in", 4 0, v01193690_0;
v0118EE30_0 .var "rt", 4 0;
v0118ED28_0 .alias "rt_in", 4 0, v01193C68_0;
S_01152790 .scope module, "forwarding_unit_data_hazard" "FORWARDING_UNIT_DATA_HAZARD" 4 323, 12 1, S_01155430;
 .timescale -9 -12;
v0118D5E8_0 .alias "EX_MEM_rd", 4 0, v011938F8_0;
v0118D640_0 .alias "EX_MEM_reg_write", 0 0, v01193DC8_0;
v0118D380_0 .alias "ID_EX_rs", 4 0, v01193588_0;
v0118D488_0 .alias "ID_EX_rt", 4 0, v011937F0_0;
v0118D748_0 .alias "MEM_WB_rd", 4 0, v011936E8_0;
v0118D538_0 .alias "MEM_WB_reg_write", 0 0, v01193740_0;
v0118D068_0 .var "forwardA", 1 0;
v0118D958_0 .var "forwardB", 1 0;
E_0113F0D0/0 .event edge, v01189C68_0, v01189848_0, v0118D380_0, v01189B60_0;
E_0113F0D0/1 .event edge, v01189D18_0, v0118A850_0;
E_0113F0D0 .event/or E_0113F0D0/0, E_0113F0D0/1;
S_011529B0 .scope module, "forwarding_unit_control_hazard" "FORWARDING_UNIT_CONTROL_HAZARD" 4 339, 12 49, S_01155430;
 .timescale -9 -12;
v0118DE28_0 .alias "EX_MEM_rd", 4 0, v011938F8_0;
v0118DE80_0 .alias "EX_MEM_reg_write", 0 0, v01193DC8_0;
v0118DED8_0 .alias "IF_ID_rs", 4 0, v01193690_0;
v0118DBC0_0 .alias "IF_ID_rt", 4 0, v01193C68_0;
v0118DC18_0 .alias "MEM_WB_rd", 4 0, v011936E8_0;
v0118DB68_0 .alias "MEM_WB_reg_write", 0 0, v01193740_0;
v0118DAB8_0 .var "forwardC", 1 0;
v0118DC70_0 .var "forwardD", 1 0;
E_0113EEF0/0 .event edge, v01189C68_0, v01189848_0, v0118DED8_0, v01189B60_0;
E_0113EEF0/1 .event edge, v01189D18_0, v0118DBC0_0;
E_0113EEF0 .event/or E_0113EEF0/0, E_0113EEF0/1;
S_01151D78 .scope module, "alu_big_module" "ALU_BIG_MODULE" 4 359, 13 5, S_01155430;
 .timescale -9 -12;
L_01199DD8 .functor BUFZ 32, L_01195858, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0118AB10_0 .alias "EX_MEM_alu_result", 31 0, v01191660_0;
v0118AB68_0 .alias "ForwardA", 1 0, v01191870_0;
v0118ACC8_0 .alias "ForwardB", 1 0, v01191190_0;
v0118AD20_0 .alias "MEM_WB_read_data", 31 0, v01193ED0_0;
v0118AD78_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v0118B3A8_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v0118B610_0 .net *"_s14", 0 0, L_01195F90; 1 drivers
v0118B5B8_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v0118B400_0 .net *"_s18", 0 0, L_01195800; 1 drivers
v0118B248_0 .net *"_s2", 0 0, L_01196FB8; 1 drivers
v0118B668_0 .net *"_s20", 31 0, L_011961A0; 1 drivers
v0118B458_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0118B560_0 .net *"_s6", 0 0, L_01197170; 1 drivers
v0118B2A0_0 .net *"_s8", 31 0, L_01195B18; 1 drivers
v0118B6C0_0 .net "alu_in_a", 31 0, L_011961F8; 1 drivers
v0118B4B0_0 .net "alu_in_b", 31 0, L_01196250; 1 drivers
v0118B2F8_0 .alias "alu_op", 2 0, v011914A8_0;
v0118B350_0 .alias "alu_result", 31 0, v01191608_0;
v0118B508_0 .net "alu_sel_internal", 2 0, v0118A9B0_0; 1 drivers
v0118DD78_0 .alias "alu_src", 0 0, v01191978_0;
v0118DD20_0 .net "forward_b_out", 31 0, L_01195858; 1 drivers
v0118DDD0_0 .alias "ins_15_0", 31 0, v01193060_0;
v0118DA60_0 .alias "read_data_1", 31 0, v01192A88_0;
v0118DB10_0 .alias "read_data_2", 31 0, v01192AE0_0;
v0118DCC8_0 .alias "write_data", 31 0, v01193CC0_0;
L_01196FB8 .cmp/eq 2, v0118D068_0, C4<10>;
L_01197170 .cmp/eq 2, v0118D068_0, C4<01>;
L_01195B18 .functor MUXZ 32, v0118D170_0, L_011960F0, L_01197170, C4<>;
L_011961F8 .functor MUXZ 32, L_01195B18, v0118AE80_0, L_01196FB8, C4<>;
L_01195F90 .cmp/eq 2, v0118D958_0, C4<10>;
L_01195800 .cmp/eq 2, v0118D958_0, C4<01>;
L_011961A0 .functor MUXZ 32, v0118D220_0, L_011960F0, L_01195800, C4<>;
L_01195858 .functor MUXZ 32, L_011961A0, v0118AE80_0, L_01195F90, C4<>;
L_01196250 .functor MUXZ 32, L_01195858, v0118D6F0_0, v0118D7A0_0, C4<>;
L_011957A8 .part v0118D6F0_0, 0, 6;
S_01151F10 .scope module, "u_alu_ctrl" "ALU_CONTROL" 13 57, 13 79, S_01151D78;
 .timescale -9 -12;
P_01159004 .param/l "OP_ADD_LW_SW" 13 85, C4<000>;
P_01159018 .param/l "OP_ANDI" 13 88, C4<011>;
P_0115902C .param/l "OP_ORI" 13 89, C4<100>;
P_01159040 .param/l "OP_R_TYPE" 13 87, C4<010>;
P_01159054 .param/l "OP_SUB_BEQ" 13 86, C4<001>;
P_01159068 .param/l "OP_XORI" 13 90, C4<101>;
P_0115907C .param/l "SEL_ADD" 13 93, C4<000>;
P_01159090 .param/l "SEL_AND" 13 95, C4<010>;
P_011590A4 .param/l "SEL_OR" 13 96, C4<011>;
P_011590B8 .param/l "SEL_SUB" 13 94, C4<001>;
P_011590CC .param/l "SEL_XOR" 13 97, C4<100>;
v0118AED8_0 .alias "ALU_Op", 2 0, v011914A8_0;
v0118A9B0_0 .var "ALU_Sel", 2 0;
v0118AC70_0 .net "Funct", 5 0, L_011957A8; 1 drivers
E_0113F050 .event edge, v0118AED8_0, v0118AC70_0;
S_01151E00 .scope module, "u_alu" "ALU" 13 66, 13 133, S_01151D78;
 .timescale -9 -12;
P_01101004 .param/l "ALU_ADD" 13 140, C4<000>;
P_01101018 .param/l "ALU_AND" 13 142, C4<010>;
P_0110102C .param/l "ALU_OR" 13 143, C4<011>;
P_01101040 .param/l "ALU_SUB" 13 141, C4<001>;
P_01101054 .param/l "ALU_XOR" 13 144, C4<100>;
v0118A8A8_0 .alias "ALU_In_0", 31 0, v0118B6C0_0;
v0118A900_0 .alias "ALU_In_1", 31 0, v0118B4B0_0;
v0118AA60_0 .var "ALU_Out", 31 0;
v0118AE28_0 .alias "ALU_Sel", 2 0, v0118B508_0;
E_0113F110 .event edge, v0118AE28_0, v0118A8A8_0, v0118A900_0;
S_01152AC0 .scope module, "mux_reg_dst" "MUX_REG_DST" 4 377, 14 1, S_01155430;
 .timescale -9 -12;
v0118A958_0 .alias "final_write_reg", 4 0, v01193A00_0;
v0118A7F8_0 .alias "rd", 4 0, v01193B60_0;
v0118AF88_0 .alias "reg_dst", 0 0, v01193D18_0;
v0118A850_0 .alias "rt", 4 0, v011937F0_0;
L_011958B0 .functor MUXZ 5, v0118EE30_0, v0118D010_0, v0118D278_0, C4<>;
S_01151B58 .scope module, "ex_mem_register" "EX_MEM_REGISTER" 4 387, 15 1, S_01155430;
 .timescale -9 -12;
v0118AE80_0 .var "alu_result", 31 0;
v0118B090_0 .alias "alu_result_in", 31 0, v01191608_0;
v0118AAB8_0 .alias "clk", 0 0, v011915B0_0;
v0118A748_0 .var "mem_read", 0 0;
v0118ADD0_0 .alias "mem_read_in", 0 0, v01193008_0;
v0118AA08_0 .var "mem_to_reg", 0 0;
v0118B1F0_0 .alias "mem_to_reg_in", 0 0, v01192DF8_0;
v0118B198_0 .var "mem_write", 0 0;
v0118A7A0_0 .alias "mem_write_in", 0 0, v011931C0_0;
v0118B038_0 .var "reg_write", 0 0;
v0118AF30_0 .alias "reg_write_in", 0 0, v01193E20_0;
v0118B0E8_0 .alias "reset", 0 0, v01191030_0;
v0118ABC0_0 .var "write_data", 31 0;
v0118B140_0 .alias "write_data_in", 31 0, v01193CC0_0;
v0118AC18_0 .var "write_reg_addr", 4 0;
v0118AFE0_0 .alias "write_reg_addr_in", 4 0, v01193A00_0;
S_01152A38 .scope module, "data_memory" "DATA_MEMORY" 4 411, 16 1, S_01155430;
 .timescale -9 -12;
L_01199E80 .functor OR 1, v01192140_0, L_01195FE8, C4<0>, C4<0>;
v01189E78_0 .net *"_s1", 0 0, L_01195FE8; 1 drivers
v011899A8_0 .net *"_s12", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01189FD8_0 .net *"_s13", 31 0, L_01195A68; 1 drivers
v0118A0E0_0 .net *"_s14", 31 0, L_01195AC0; 1 drivers
v0118A088_0 .net *"_s16", 7 0, L_01196148; 1 drivers
v011897F0_0 .net *"_s18", 2 0, C4<010>; 1 drivers
v0118A138_0 .net *"_s2", 0 0, L_01199E80; 1 drivers
v01189798_0 .net *"_s22", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01189CC0_0 .net *"_s23", 31 0, L_01195908; 1 drivers
v01189BB8_0 .net *"_s24", 31 0, L_01195B70; 1 drivers
v01189AB0_0 .net *"_s26", 7 0, L_01195CD0; 1 drivers
v01189D70_0 .net *"_s28", 1 0, C4<01>; 1 drivers
v0118A190_0 .net *"_s32", 29 0, C4<000000000000000000000000000000>; 1 drivers
v011898F8_0 .net *"_s33", 31 0, L_01195960; 1 drivers
v0118A240_0 .net *"_s34", 31 0, L_01195BC8; 1 drivers
v0118A348_0 .net *"_s36", 7 0, L_01195C20; 1 drivers
v0118A608_0 .net *"_s38", 31 0, L_011959B8; 1 drivers
v0118A298_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0118A6B8_0 .net *"_s6", 7 0, L_01196040; 1 drivers
v0118A3F8_0 .net *"_s8", 2 0, C4<011>; 1 drivers
v0118A2F0_0 .alias "address", 31 0, v01191660_0;
v0118A3A0_0 .alias "clk", 0 0, v011915B0_0;
v0118A450 .array "mem", 1023 0, 7 0;
v0118A4A8_0 .alias "mem_read", 0 0, v01193378_0;
v0118A500_0 .alias "mem_write", 0 0, v01192EA8_0;
v0118A660_0 .alias "read_data", 31 0, v01192FB0_0;
v0118A558_0 .alias "reset", 0 0, v01191030_0;
v0118A5B0_0 .alias "write_data", 31 0, v011938A0_0;
E_0113EF90 .event negedge, v01189C10_0;
L_01195FE8 .reduce/nor v0118A748_0;
L_01196040 .array/port v0118A450, L_01195AC0;
L_01195A68 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_01195AC0 .arith/sum 32, v0118AE80_0, L_01195A68;
L_01196148 .array/port v0118A450, L_01195B70;
L_01195908 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_01195B70 .arith/sum 32, v0118AE80_0, L_01195908;
L_01195CD0 .array/port v0118A450, L_01195BC8;
L_01195960 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_01195BC8 .arith/sum 32, v0118AE80_0, L_01195960;
L_01195C20 .array/port v0118A450, v0118AE80_0;
L_011959B8 .concat [ 8 8 8 8], L_01195C20, L_01195CD0, L_01196148, L_01196040;
L_01195A10 .functor MUXZ 32, L_011959B8, C4<00000000000000000000000000000000>, L_01199E80, C4<>;
S_01151CF0 .scope module, "mem_wb_register" "MEM_WB_REGISTER" 4 425, 17 1, S_01155430;
 .timescale -9 -12;
v01189ED0_0 .var "alu_result", 31 0;
v01189950_0 .alias "alu_result_in", 31 0, v01191660_0;
v01189C10_0 .alias "clk", 0 0, v011915B0_0;
v0118A030_0 .var "mem_to_reg", 0 0;
v01189F28_0 .alias "mem_to_reg_in", 0 0, v01192BE8_0;
v01189A00_0 .var "read_data", 31 0;
v01189B08_0 .alias "read_data_in", 31 0, v01192FB0_0;
v01189B60_0 .var "reg_write", 0 0;
v01189C68_0 .alias "reg_write_in", 0 0, v01193DC8_0;
v01189F80_0 .alias "reset", 0 0, v01191030_0;
v01189D18_0 .var "write_reg_addr", 4 0;
v01189848_0 .alias "write_reg_addr_in", 4 0, v011938F8_0;
E_0113EEB0 .event posedge, v01189F80_0, v01189C10_0;
S_01152680 .scope module, "mux_wb" "MUX_WB" 4 445, 18 1, S_01155430;
 .timescale -9 -12;
v0118A1E8_0 .alias "alu_result", 31 0, v01190FD8_0;
v011898A0_0 .alias "final_write_data", 31 0, v01193ED0_0;
v01189A58_0 .alias "mem_to_reg", 0 0, v01193428_0;
v01189E20_0 .alias "read_data", 31 0, v01193848_0;
L_011960F0 .functor MUXZ 32, v01189ED0_0, v01189A00_0, v0118A030_0, C4<>;
    .scope S_01152460;
T_1 ;
    %wait E_0113EEB0;
    %load/v 8, v01191710_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011913F8_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011912F0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v011913F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011913F8_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v011917C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011913F8_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011521B8;
T_2 ;
    %wait E_01140BB0;
    %load/v 8, v01191E48_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v01191138_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01152350;
T_3 ;
    %wait E_0113EEB0;
    %load/v 8, v0118FFD0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01190A20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01190130_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011905A8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v01190A20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01190A20_0, 0, 8;
    %load/v 8, v01190130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01190130_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v01190970_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01190A20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01190130_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0118FF78_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01190A20_0, 0, 8;
    %load/v 8, v011909C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01190130_0, 0, 8;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01152020;
T_4 ;
    %wait E_01140350;
    %load/v 8, v0118FD88_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0118FAC8_0, 0, 32;
T_4.2 ;
    %load/v 8, v0118FAC8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 3, v0118FAC8_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118FC80, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0118FAC8_0, 32;
    %set/v v0118FAC8_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0118FC28_0, 1;
    %load/v 9, v01190BD8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v01190C30_0, 32;
    %ix/getv 3, v01190BD8_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118FC80, 0, 8;
t_5 ;
T_4.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118FC80, 0, 0;
t_6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_01152020;
T_5 ;
    %wait E_0113EF90;
    %load/v 8, v0118FD88_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0118FB20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118FD30_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 3, v01190A78_0;
    %load/av 8, v0118FC80, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118FB20_0, 0, 8;
    %ix/getv 3, v01190CE0_0;
    %load/av 8, v0118FC80, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118FD30_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_01152570;
T_6 ;
    %wait E_0113FED0;
    %set/v v0118F128_0, 0, 1;
    %set/v v0118F7B0_0, 0, 1;
    %set/v v0118FBD0_0, 0, 1;
    %set/v v0118F288_0, 0, 1;
    %set/v v0118FA70_0, 0, 1;
    %set/v v0118FE38_0, 0, 1;
    %set/v v0118F650_0, 0, 1;
    %set/v v0118FDE0_0, 0, 1;
    %set/v v0118F0D0_0, 0, 3;
    %load/v 8, v0118FCD8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %set/v v0118FDE0_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0118F0D0_0, 8, 3;
    %jmp T_6.10;
T_6.1 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FE38_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %set/v v0118F288_0, 1, 1;
    %set/v v0118F0D0_0, 0, 3;
    %jmp T_6.10;
T_6.2 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FBD0_0, 1, 1;
    %set/v v0118F0D0_0, 0, 3;
    %jmp T_6.10;
T_6.3 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %set/v v0118F0D0_0, 0, 3;
    %jmp T_6.10;
T_6.4 ;
    %set/v v0118F7B0_0, 1, 1;
    %jmp T_6.10;
T_6.5 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0118F0D0_0, 8, 3;
    %jmp T_6.10;
T_6.6 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0118F0D0_0, 8, 3;
    %jmp T_6.10;
T_6.7 ;
    %set/v v0118F650_0, 1, 1;
    %set/v v0118FA70_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0118F0D0_0, 8, 3;
    %jmp T_6.10;
T_6.8 ;
    %set/v v0118F128_0, 1, 1;
    %jmp T_6.10;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_011524E8;
T_7 ;
    %wait E_0113FFF0;
    %set/v v0118E280_0, 0, 1;
    %set/v v0118E120_0, 0, 1;
    %set/v v0118DF68_0, 0, 1;
    %load/v 8, v0118E438_0, 1;
    %load/v 9, v0118E178_0, 5;
    %load/v 14, v0118EA10_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0118E178_0, 5;
    %load/v 15, v0118E908_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0118E280_0, 1, 1;
    %set/v v0118E120_0, 1, 1;
    %set/v v0118DF68_0, 1, 1;
T_7.0 ;
    %load/v 8, v0118E6F8_0, 1;
    %load/v 9, v0118E1D0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0118E330_0, 5;
    %load/v 14, v0118EA10_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0118E330_0, 5;
    %load/v 15, v0118E908_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v0118E280_0, 1, 1;
    %set/v v0118E120_0, 1, 1;
    %set/v v0118DF68_0, 1, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_01151C68;
T_8 ;
    %wait E_0113EEB0;
    %load/v 8, v0118D590_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D278_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0118D698_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D7A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D7F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118DA08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D2D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118CF60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D170_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D220_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D6F0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0118EDD8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0118EE30_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0118D010_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0118D328_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D278_0, 0, 8;
    %load/v 8, v0118D1C8_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0118D698_0, 0, 8;
    %load/v 8, v0118D900_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D7A0_0, 0, 8;
    %load/v 8, v0118D9B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D7F8_0, 0, 8;
    %load/v 8, v0118CFB8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118DA08_0, 0, 8;
    %load/v 8, v0118D4E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118D2D0_0, 0, 8;
    %load/v 8, v0118D118_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118CF60_0, 0, 8;
    %load/v 8, v0118D430_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D170_0, 0, 8;
    %load/v 8, v0118D3D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D220_0, 0, 8;
    %load/v 8, v0118D8A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118D6F0_0, 0, 8;
    %load/v 8, v0118EBC8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0118EDD8_0, 0, 8;
    %load/v 8, v0118ED28_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0118EE30_0, 0, 8;
    %load/v 8, v0118D0C0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0118D010_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01152790;
T_9 ;
    %wait E_0113F0D0;
    %set/v v0118D068_0, 0, 2;
    %load/v 8, v0118D640_0, 1;
    %load/v 9, v0118D5E8_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118D5E8_0, 5;
    %load/v 14, v0118D380_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %movi 8, 2, 2;
    %set/v v0118D068_0, 8, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0118D538_0, 1;
    %load/v 9, v0118D748_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118D748_0, 5;
    %load/v 14, v0118D380_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %movi 8, 1, 2;
    %set/v v0118D068_0, 8, 2;
T_9.2 ;
T_9.1 ;
    %set/v v0118D958_0, 0, 2;
    %load/v 8, v0118D640_0, 1;
    %load/v 9, v0118D5E8_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118D5E8_0, 5;
    %load/v 14, v0118D488_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %movi 8, 2, 2;
    %set/v v0118D958_0, 8, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0118D538_0, 1;
    %load/v 9, v0118D748_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118D748_0, 5;
    %load/v 14, v0118D488_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %movi 8, 1, 2;
    %set/v v0118D958_0, 8, 2;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_011529B0;
T_10 ;
    %wait E_0113EEF0;
    %set/v v0118DAB8_0, 0, 2;
    %load/v 8, v0118DE80_0, 1;
    %load/v 9, v0118DE28_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118DE28_0, 5;
    %load/v 14, v0118DED8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 2, 2;
    %set/v v0118DAB8_0, 8, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0118DB68_0, 1;
    %load/v 9, v0118DC18_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118DC18_0, 5;
    %load/v 14, v0118DED8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %movi 8, 1, 2;
    %set/v v0118DAB8_0, 8, 2;
T_10.2 ;
T_10.1 ;
    %set/v v0118DC70_0, 0, 2;
    %load/v 8, v0118DE80_0, 1;
    %load/v 9, v0118DE28_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118DE28_0, 5;
    %load/v 14, v0118DBC0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %movi 8, 2, 2;
    %set/v v0118DC70_0, 8, 2;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0118DB68_0, 1;
    %load/v 9, v0118DC18_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0118DC18_0, 5;
    %load/v 14, v0118DBC0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %movi 8, 1, 2;
    %set/v v0118DC70_0, 8, 2;
T_10.6 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_01151F10;
T_11 ;
    %wait E_0113F050;
    %load/v 8, v0118AED8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_11.5, 6;
    %set/v v0118A9B0_0, 0, 3;
    %jmp T_11.7;
T_11.0 ;
    %set/v v0118A9B0_0, 0, 3;
    %jmp T_11.7;
T_11.1 ;
    %movi 8, 1, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.7;
T_11.2 ;
    %movi 8, 2, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.7;
T_11.3 ;
    %movi 8, 3, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.7;
T_11.4 ;
    %movi 8, 4, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.7;
T_11.5 ;
    %load/v 8, v0118AC70_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.11, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_11.12, 6;
    %set/v v0118A9B0_0, 0, 3;
    %jmp T_11.14;
T_11.8 ;
    %set/v v0118A9B0_0, 0, 3;
    %jmp T_11.14;
T_11.9 ;
    %movi 8, 1, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.14;
T_11.10 ;
    %movi 8, 2, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.14;
T_11.11 ;
    %movi 8, 3, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.14;
T_11.12 ;
    %movi 8, 4, 3;
    %set/v v0118A9B0_0, 8, 3;
    %jmp T_11.14;
T_11.14 ;
    %jmp T_11.7;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_01151E00;
T_12 ;
    %wait E_0113F110;
    %load/v 8, v0118AE28_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_12.4, 6;
    %set/v v0118AA60_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/v 8, v0118A8A8_0, 32;
    %load/v 40, v0118A900_0, 32;
    %add 8, 40, 32;
    %set/v v0118AA60_0, 8, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/v 8, v0118A8A8_0, 32;
    %load/v 40, v0118A900_0, 32;
    %sub 8, 40, 32;
    %set/v v0118AA60_0, 8, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/v 8, v0118A8A8_0, 32;
    %load/v 40, v0118A900_0, 32;
    %and 8, 40, 32;
    %set/v v0118AA60_0, 8, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/v 8, v0118A8A8_0, 32;
    %load/v 40, v0118A900_0, 32;
    %or 8, 40, 32;
    %set/v v0118AA60_0, 8, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/v 8, v0118A8A8_0, 32;
    %load/v 40, v0118A900_0, 32;
    %xor 8, 40, 32;
    %set/v v0118AA60_0, 8, 32;
    %jmp T_12.6;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01151B58;
T_13 ;
    %wait E_0113EEB0;
    %load/v 8, v0118B0E8_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0118A748_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118B198_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118B038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118AA08_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118AE80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0118ABC0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0118AC18_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0118ADD0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118A748_0, 0, 8;
    %load/v 8, v0118A7A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118B198_0, 0, 8;
    %load/v 8, v0118AF30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118B038_0, 0, 8;
    %load/v 8, v0118B1F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118AA08_0, 0, 8;
    %load/v 8, v0118B090_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118AE80_0, 0, 8;
    %load/v 8, v0118B140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0118ABC0_0, 0, 8;
    %load/v 8, v0118AFE0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0118AC18_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_01152A38;
T_14 ;
    %wait E_0113EF90;
    %load/v 8, v0118A558_0, 1;
    %inv 8, 1;
    %load/v 9, v0118A500_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0118A5B0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0118A2F0_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118A450, 0, 8;
t_7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v0118A5B0_0, 8;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 8;
T_14.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0118A2F0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118A450, 0, 8;
t_8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0118A5B0_0, 8;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 8;
T_14.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0118A2F0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118A450, 0, 8;
t_9 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.6, 4;
    %load/x1p 8, v0118A5B0_0, 8;
    %jmp T_14.7;
T_14.6 ;
    %mov 8, 2, 8;
T_14.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0118A2F0_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0118A450, 0, 8;
t_10 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_01151CF0;
T_15 ;
    %wait E_0113EEB0;
    %load/v 8, v01189F80_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01189B60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0118A030_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01189A00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01189ED0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01189D18_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v01189C68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01189B60_0, 0, 8;
    %load/v 8, v01189F28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0118A030_0, 0, 8;
    %load/v 8, v01189B08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01189A00_0, 0, 8;
    %load/v 8, v01189950_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01189ED0_0, 0, 8;
    %load/v 8, v01189848_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01189D18_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_011553A8;
T_16 ;
    %wait E_0113ED30;
    %load/v 8, v01193BB8_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %movi 8, 1344282656, 32;
    %movi 40, 20047, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.2, 4;
    %load/x1p 8, v01193BB8_0, 6;
    %jmp T_16.3;
T_16.2 ;
    %mov 8, 2, 6;
T_16.3 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_16.10, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_16.11, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_16.12, 6;
    %movi 8, 1260396576, 32;
    %movi 40, 21838, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.4 ;
    %load/v 8, v01193BB8_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.15, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.16, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.17, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_16.18, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_16.19, 6;
    %movi 8, 1431194400, 32;
    %movi 40, 21037, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.15 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16708, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.16 ;
    %movi 8, 1109401632, 32;
    %movi 40, 21333, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.17 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16718, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.18 ;
    %movi 8, 538976288, 32;
    %movi 40, 20306, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.19 ;
    %movi 8, 1411391520, 32;
    %movi 40, 21324, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.21;
T_16.21 ;
    %jmp T_16.14;
T_16.5 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16708, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.6 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16718, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.7 ;
    %movi 8, 1226842144, 32;
    %movi 40, 20306, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.8 ;
    %movi 8, 1380524064, 32;
    %movi 40, 22607, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.9 ;
    %movi 8, 1361059872, 32;
    %movi 40, 16965, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.10 ;
    %movi 8, 538976288, 32;
    %movi 40, 18976, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.11 ;
    %movi 8, 538976288, 32;
    %movi 40, 19543, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.12 ;
    %movi 8, 538976288, 32;
    %movi 40, 21335, 16;
    %set/v v01193AB0_0, 8, 48;
    %jmp T_16.14;
T_16.14 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_011553A8;
T_17 ;
    %vpi_call 3 88 "$dumpfile", "tb_top_module.vcd";
    %vpi_call 3 89 "$dumpvars", 1'sb0, S_011553A8;
    %set/v v01193A58_0, 0, 1;
    %set/v v01192140_0, 1, 1;
    %set/v v01193638_0, 0, 32;
    %set/v v01193B08_0, 0, 32;
    %set/v v011939A8_0, 0, 32;
    %movi 8, 537919489, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 4, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 537985024, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 8, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 538050570, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 12, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 538116151, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 16, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 36735008, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 20, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 303169538, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 24, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 571473921, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 28, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 134217732, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 32, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 305332225, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 36, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %movi 8, 40, 32;
    %set/v v011939A8_0, 8, 32;
    %movi 8, 538379017, 32;
    %set/v v011935E0_0, 8, 32;
    %fork TD_tb_top_module.write_imem, S_01152B48;
    %join;
    %delay 10000, 0;
    %set/v v01192140_0, 0, 1;
    %vpi_call 3 147 "$display", "\012===================================================================";
    %vpi_call 3 148 "$display", " MIPS PROCESSOR TESTBENCH - SUM 1..10";
    %vpi_call 3 149 "$display", "===================================================================";
    %vpi_call 3 150 "$display", " Cyc | PC      | Inst     | i($s0) | sum($s1) | Status";
    %vpi_call 3 151 "$display", "-----|---------|----------|--------|----------|------------------------";
T_17.0 ;
    %delay 5000, 0;
    %load/v 8, v01193A58_0, 1;
    %inv 8, 1;
    %set/v v01193A58_0, 8, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_011553A8;
T_18 ;
    %wait E_0113EF90;
    %load/v 8, v01192140_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v01193638_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v01193638_0, 8, 32;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192038_0, 8, 32;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192820_0, 8, 32;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192248_0, 8, 32;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192350_0, 8, 32;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192718_0, 8, 32;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 8, v0118FC80, 32;
    %set/v v01192090_0, 8, 32;
    %vpi_call 3 173 "$write", " %3d | %h | %s |   %2d   |    %3d   | ", v01193638_0, v01193C10_0, v01193AB0_0, v01192038_0, v01192820_0;
    %load/v 8, v01192718_0, 32;
    %cmpi/u 8, 999, 32;
    %jmp/0xz  T_18.2, 4;
    %vpi_call 3 178 "$display", "\012\033[1;31m[FAILED] Wrong Sum! Expected 55, Got %d\033[0m", v01192820_0;
    %vpi_call 3 179 "$finish";
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v01192090_0, 32;
    %cmpi/u 8, 777, 32;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 3 182 "$display", "\012\033[1;32m[SUCCESS] Test Passed! Sum = %d. PC reached target.\033[0m", v01192820_0;
    %vpi_call 3 183 "$finish";
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v01193AB0_0, 48;
    %movi 56, 1361059872, 32;
    %movi 88, 16965, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.6, 4;
    %vpi_call 3 185 "$display", "Checking Branch Condition...";
    %jmp T_18.7;
T_18.6 ;
    %load/v 8, v01193AB0_0, 48;
    %movi 56, 538976288, 32;
    %movi 88, 18976, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.8, 4;
    %vpi_call 3 186 "$display", "Jumping back...";
    %jmp T_18.9;
T_18.8 ;
    %load/v 8, v01193AB0_0, 48;
    %movi 56, 538976288, 32;
    %movi 88, 21335, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.10, 4;
    %vpi_call 3 187 "$display", "Storing to Memory...";
    %jmp T_18.11;
T_18.10 ;
    %vpi_call 3 188 "$display", "Executing...";
T_18.11 ;
T_18.9 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
    %movi 8, 150, 32;
    %load/v 40, v01193638_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_18.12, 5;
    %vpi_call 3 192 "$display", "\012\033[1;33m[TIMEOUT] Simulation ran too long (Infinite Loop?)\033[0m";
    %vpi_call 3 193 "$finish";
T_18.12 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "REGISTER_FILE.v";
    "tb_top_module.v";
    "TOP_MODULE.v";
    "PC.v";
    "IF_ID.v";
    "CONTROL_UNIT.v";
    "ADDR_CALCULATE.v";
    "HAZARD_DETECTION.v";
    "MUX_HAZARD_CONTROL.v";
    "ID_EX.v";
    "FORWARD_UNIT.v";
    "ALU_BIG_MODULE.v";
    "MUX_REG_DST.v";
    "EX_MEM.v";
    "DATA_MEMORY.v";
    "MEM_WB.v";
    "MUX_WB.v";
