// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="freq_serial,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.520000,HLS_SYN_LAT=10346,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=2,HLS_SYN_FF=11123,HLS_SYN_LUT=19486}" *)

module freq_serial (
        ap_clk,
        ap_rst_n,
        s_axi_FREQ_PERIPH_BUS_AWVALID,
        s_axi_FREQ_PERIPH_BUS_AWREADY,
        s_axi_FREQ_PERIPH_BUS_AWADDR,
        s_axi_FREQ_PERIPH_BUS_WVALID,
        s_axi_FREQ_PERIPH_BUS_WREADY,
        s_axi_FREQ_PERIPH_BUS_WDATA,
        s_axi_FREQ_PERIPH_BUS_WSTRB,
        s_axi_FREQ_PERIPH_BUS_ARVALID,
        s_axi_FREQ_PERIPH_BUS_ARREADY,
        s_axi_FREQ_PERIPH_BUS_ARADDR,
        s_axi_FREQ_PERIPH_BUS_RVALID,
        s_axi_FREQ_PERIPH_BUS_RREADY,
        s_axi_FREQ_PERIPH_BUS_RDATA,
        s_axi_FREQ_PERIPH_BUS_RRESP,
        s_axi_FREQ_PERIPH_BUS_BVALID,
        s_axi_FREQ_PERIPH_BUS_BREADY,
        s_axi_FREQ_PERIPH_BUS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_st7_fsm_3 = 6'b1000;
parameter    ap_ST_st8_fsm_4 = 6'b10000;
parameter    ap_ST_st9_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv44_0 = 44'b00000000000000000000000000000000000000000000;
parameter    C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH = 11;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv44_1 = 44'b1;
parameter    ap_const_lv32_19660D = 32'b110010110011000001101;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_3C6EF35F = 32'b111100011011101111001101011111;
parameter    ap_const_lv43_1 = 43'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv7_60 = 7'b1100000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv7_70 = 7'b1110000;

parameter C_S_AXI_FREQ_PERIPH_BUS_WSTRB_WIDTH = (C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_FREQ_PERIPH_BUS_AWVALID;
output   s_axi_FREQ_PERIPH_BUS_AWREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_AWADDR;
input   s_axi_FREQ_PERIPH_BUS_WVALID;
output   s_axi_FREQ_PERIPH_BUS_WREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_WDATA;
input  [C_S_AXI_FREQ_PERIPH_BUS_WSTRB_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_WSTRB;
input   s_axi_FREQ_PERIPH_BUS_ARVALID;
output   s_axi_FREQ_PERIPH_BUS_ARREADY;
input  [C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_ARADDR;
output   s_axi_FREQ_PERIPH_BUS_RVALID;
input   s_axi_FREQ_PERIPH_BUS_RREADY;
output  [C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH - 1 : 0] s_axi_FREQ_PERIPH_BUS_RDATA;
output  [1:0] s_axi_FREQ_PERIPH_BUS_RRESP;
output   s_axi_FREQ_PERIPH_BUS_BVALID;
input   s_axi_FREQ_PERIPH_BUS_BREADY;
output  [1:0] s_axi_FREQ_PERIPH_BUS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    ap_ready;
wire   [4:0] freqStream_V_address0;
reg    freqStream_V_ce0;
reg    freqStream_V_we0;
wire   [31:0] freqStream_V_d0;
wire   [6:0] serialTwoStream_V_address0;
reg    serialTwoStream_V_ce0;
reg    serialTwoStream_V_we0;
wire   [31:0] serialTwoStream_V_d0;
wire   [6:0] serialThreeStream_V_address0;
reg    serialThreeStream_V_ce0;
reg    serialThreeStream_V_we0;
wire   [31:0] serialThreeStream_V_d0;
wire   [31:0] seed_V;
wire   [43:0] n_V;
wire   [0:0] offset_V;
reg   [43:0] freqCount_V_0;
reg   [43:0] freqCount_V_1;
reg   [43:0] freqCount_V_2;
reg   [43:0] freqCount_V_3;
reg   [43:0] freqCount_V_4;
reg   [43:0] freqCount_V_5;
reg   [43:0] freqCount_V_6;
reg   [43:0] freqCount_V_7;
reg   [43:0] freqCount_V_8;
reg   [43:0] freqCount_V_9;
reg   [43:0] freqCount_V_10;
reg   [43:0] freqCount_V_11;
reg   [43:0] freqCount_V_12;
reg   [43:0] freqCount_V_13;
reg   [43:0] freqCount_V_14;
reg   [43:0] freqCount_V_15;
reg   [43:0] freqCount_V_16;
reg   [43:0] freqCount_V_17;
reg   [43:0] freqCount_V_18;
reg   [43:0] freqCount_V_19;
reg   [43:0] freqCount_V_20;
reg   [43:0] freqCount_V_21;
reg   [43:0] freqCount_V_22;
reg   [43:0] freqCount_V_23;
reg   [43:0] freqCount_V_24;
reg   [43:0] freqCount_V_25;
reg   [43:0] freqCount_V_26;
reg   [43:0] freqCount_V_27;
reg   [43:0] freqCount_V_28;
reg   [43:0] freqCount_V_29;
reg   [43:0] freqCount_V_30;
reg   [43:0] freqCount_V_31;
reg   [42:0] serialTwoCount_V_0;
reg   [42:0] serialTwoCount_V_1;
reg   [42:0] serialTwoCount_V_2;
reg   [42:0] serialTwoCount_V_3;
reg   [42:0] serialTwoCount_V_4;
reg   [42:0] serialTwoCount_V_5;
reg   [42:0] serialTwoCount_V_6;
reg   [42:0] serialTwoCount_V_7;
reg   [42:0] serialTwoCount_V_8;
reg   [42:0] serialTwoCount_V_9;
reg   [42:0] serialTwoCount_V_10;
reg   [42:0] serialTwoCount_V_11;
reg   [42:0] serialTwoCount_V_12;
reg   [42:0] serialTwoCount_V_13;
reg   [42:0] serialTwoCount_V_14;
reg   [42:0] serialTwoCount_V_15;
reg   [42:0] serialTwoCount_V_16;
reg   [42:0] serialTwoCount_V_17;
reg   [42:0] serialTwoCount_V_18;
reg   [42:0] serialTwoCount_V_19;
reg   [42:0] serialTwoCount_V_20;
reg   [42:0] serialTwoCount_V_21;
reg   [42:0] serialTwoCount_V_22;
reg   [42:0] serialTwoCount_V_23;
reg   [42:0] serialTwoCount_V_24;
reg   [42:0] serialTwoCount_V_25;
reg   [42:0] serialTwoCount_V_26;
reg   [42:0] serialTwoCount_V_27;
reg   [42:0] serialTwoCount_V_28;
reg   [42:0] serialTwoCount_V_29;
reg   [42:0] serialTwoCount_V_30;
reg   [42:0] serialTwoCount_V_31;
reg   [42:0] serialTwoCount_V_32;
reg   [42:0] serialTwoCount_V_33;
reg   [42:0] serialTwoCount_V_34;
reg   [42:0] serialTwoCount_V_35;
reg   [42:0] serialTwoCount_V_36;
reg   [42:0] serialTwoCount_V_37;
reg   [42:0] serialTwoCount_V_38;
reg   [42:0] serialTwoCount_V_39;
reg   [42:0] serialTwoCount_V_40;
reg   [42:0] serialTwoCount_V_41;
reg   [42:0] serialTwoCount_V_42;
reg   [42:0] serialTwoCount_V_43;
reg   [42:0] serialTwoCount_V_44;
reg   [42:0] serialTwoCount_V_45;
reg   [42:0] serialTwoCount_V_46;
reg   [42:0] serialTwoCount_V_47;
reg   [42:0] serialTwoCount_V_48;
reg   [42:0] serialTwoCount_V_49;
reg   [42:0] serialTwoCount_V_50;
reg   [42:0] serialTwoCount_V_51;
reg   [42:0] serialTwoCount_V_52;
reg   [42:0] serialTwoCount_V_53;
reg   [42:0] serialTwoCount_V_54;
reg   [42:0] serialTwoCount_V_55;
reg   [42:0] serialTwoCount_V_56;
reg   [42:0] serialTwoCount_V_57;
reg   [42:0] serialTwoCount_V_58;
reg   [42:0] serialTwoCount_V_59;
reg   [42:0] serialTwoCount_V_60;
reg   [42:0] serialTwoCount_V_61;
reg   [42:0] serialTwoCount_V_62;
reg   [42:0] serialTwoCount_V_63;
reg   [42:0] serialTwoCount_V_64;
reg   [42:0] serialTwoCount_V_65;
reg   [42:0] serialTwoCount_V_66;
reg   [42:0] serialTwoCount_V_67;
reg   [42:0] serialTwoCount_V_68;
reg   [42:0] serialTwoCount_V_69;
reg   [42:0] serialTwoCount_V_70;
reg   [42:0] serialTwoCount_V_71;
reg   [42:0] serialTwoCount_V_72;
reg   [42:0] serialTwoCount_V_73;
reg   [42:0] serialTwoCount_V_74;
reg   [42:0] serialTwoCount_V_75;
reg   [42:0] serialTwoCount_V_76;
reg   [42:0] serialTwoCount_V_77;
reg   [42:0] serialTwoCount_V_78;
reg   [42:0] serialTwoCount_V_79;
reg   [42:0] serialTwoCount_V_80;
reg   [42:0] serialTwoCount_V_81;
reg   [42:0] serialTwoCount_V_82;
reg   [42:0] serialTwoCount_V_83;
reg   [42:0] serialTwoCount_V_84;
reg   [42:0] serialTwoCount_V_85;
reg   [42:0] serialTwoCount_V_86;
reg   [42:0] serialTwoCount_V_87;
reg   [42:0] serialTwoCount_V_88;
reg   [42:0] serialTwoCount_V_89;
reg   [42:0] serialTwoCount_V_90;
reg   [42:0] serialTwoCount_V_91;
reg   [42:0] serialTwoCount_V_92;
reg   [42:0] serialTwoCount_V_93;
reg   [42:0] serialTwoCount_V_94;
reg   [42:0] serialTwoCount_V_95;
reg   [42:0] serialThreeCount_V_0;
reg   [42:0] serialThreeCount_V_1;
reg   [42:0] serialThreeCount_V_2;
reg   [42:0] serialThreeCount_V_3;
reg   [42:0] serialThreeCount_V_4;
reg   [42:0] serialThreeCount_V_5;
reg   [42:0] serialThreeCount_V_6;
reg   [42:0] serialThreeCount_V_7;
reg   [42:0] serialThreeCount_V_8;
reg   [42:0] serialThreeCount_V_9;
reg   [42:0] serialThreeCount_V_10;
reg   [42:0] serialThreeCount_V_11;
reg   [42:0] serialThreeCount_V_12;
reg   [42:0] serialThreeCount_V_13;
reg   [42:0] serialThreeCount_V_14;
reg   [42:0] serialThreeCount_V_15;
reg   [42:0] serialThreeCount_V_16;
reg   [42:0] serialThreeCount_V_17;
reg   [42:0] serialThreeCount_V_18;
reg   [42:0] serialThreeCount_V_19;
reg   [42:0] serialThreeCount_V_20;
reg   [42:0] serialThreeCount_V_21;
reg   [42:0] serialThreeCount_V_22;
reg   [42:0] serialThreeCount_V_23;
reg   [42:0] serialThreeCount_V_24;
reg   [42:0] serialThreeCount_V_25;
reg   [42:0] serialThreeCount_V_26;
reg   [42:0] serialThreeCount_V_27;
reg   [42:0] serialThreeCount_V_28;
reg   [42:0] serialThreeCount_V_29;
reg   [42:0] serialThreeCount_V_30;
reg   [42:0] serialThreeCount_V_31;
reg   [42:0] serialThreeCount_V_32;
reg   [42:0] serialThreeCount_V_33;
reg   [42:0] serialThreeCount_V_34;
reg   [42:0] serialThreeCount_V_35;
reg   [42:0] serialThreeCount_V_36;
reg   [42:0] serialThreeCount_V_37;
reg   [42:0] serialThreeCount_V_38;
reg   [42:0] serialThreeCount_V_39;
reg   [42:0] serialThreeCount_V_40;
reg   [42:0] serialThreeCount_V_41;
reg   [42:0] serialThreeCount_V_42;
reg   [42:0] serialThreeCount_V_43;
reg   [42:0] serialThreeCount_V_44;
reg   [42:0] serialThreeCount_V_45;
reg   [42:0] serialThreeCount_V_46;
reg   [42:0] serialThreeCount_V_47;
reg   [42:0] serialThreeCount_V_48;
reg   [42:0] serialThreeCount_V_49;
reg   [42:0] serialThreeCount_V_50;
reg   [42:0] serialThreeCount_V_51;
reg   [42:0] serialThreeCount_V_52;
reg   [42:0] serialThreeCount_V_53;
reg   [42:0] serialThreeCount_V_54;
reg   [42:0] serialThreeCount_V_55;
reg   [42:0] serialThreeCount_V_56;
reg   [42:0] serialThreeCount_V_57;
reg   [42:0] serialThreeCount_V_58;
reg   [42:0] serialThreeCount_V_59;
reg   [42:0] serialThreeCount_V_60;
reg   [42:0] serialThreeCount_V_61;
reg   [42:0] serialThreeCount_V_62;
reg   [42:0] serialThreeCount_V_63;
reg   [42:0] serialThreeCount_V_64;
reg   [42:0] serialThreeCount_V_65;
reg   [42:0] serialThreeCount_V_66;
reg   [42:0] serialThreeCount_V_67;
reg   [42:0] serialThreeCount_V_68;
reg   [42:0] serialThreeCount_V_69;
reg   [42:0] serialThreeCount_V_70;
reg   [42:0] serialThreeCount_V_71;
reg   [42:0] serialThreeCount_V_72;
reg   [42:0] serialThreeCount_V_73;
reg   [42:0] serialThreeCount_V_74;
reg   [42:0] serialThreeCount_V_75;
reg   [42:0] serialThreeCount_V_76;
reg   [42:0] serialThreeCount_V_77;
reg   [42:0] serialThreeCount_V_78;
reg   [42:0] serialThreeCount_V_79;
reg   [42:0] serialThreeCount_V_80;
reg   [42:0] serialThreeCount_V_81;
reg   [42:0] serialThreeCount_V_82;
reg   [42:0] serialThreeCount_V_83;
reg   [42:0] serialThreeCount_V_84;
reg   [42:0] serialThreeCount_V_85;
reg   [42:0] serialThreeCount_V_86;
reg   [42:0] serialThreeCount_V_87;
reg   [42:0] serialThreeCount_V_88;
reg   [42:0] serialThreeCount_V_89;
reg   [42:0] serialThreeCount_V_90;
reg   [42:0] serialThreeCount_V_91;
reg   [42:0] serialThreeCount_V_92;
reg   [42:0] serialThreeCount_V_93;
reg   [42:0] serialThreeCount_V_94;
reg   [42:0] serialThreeCount_V_95;
reg   [42:0] serialThreeCount_V_96;
reg   [42:0] serialThreeCount_V_97;
reg   [42:0] serialThreeCount_V_98;
reg   [42:0] serialThreeCount_V_99;
reg   [42:0] serialThreeCount_V_100;
reg   [42:0] serialThreeCount_V_101;
reg   [42:0] serialThreeCount_V_102;
reg   [42:0] serialThreeCount_V_103;
reg   [42:0] serialThreeCount_V_104;
reg   [42:0] serialThreeCount_V_105;
reg   [42:0] serialThreeCount_V_106;
reg   [42:0] serialThreeCount_V_107;
reg   [42:0] serialThreeCount_V_108;
reg   [42:0] serialThreeCount_V_109;
reg   [42:0] serialThreeCount_V_110;
reg   [42:0] serialThreeCount_V_111;
reg  signed [31:0] r_V_209_reg_756;
reg   [0:0] enableTwoSerial_reg_766;
reg   [43:0] i_reg_778;
reg   [43:0] n_V_read_reg_6827;
wire   [1:0] tmp_2_fu_1791_p2;
reg   [1:0] tmp_2_reg_6837;
wire   [31:0] tmp_3_fu_1805_p1;
reg   [31:0] tmp_3_reg_6844;
wire   [31:0] tmp_67_fu_1817_p1;
reg   [31:0] tmp_67_reg_6851;
wire   [31:0] tmp_72_fu_1829_p1;
reg   [31:0] tmp_72_reg_6858;
wire   [31:0] tmp_77_fu_1841_p1;
reg   [31:0] tmp_77_reg_6865;
wire   [31:0] tmp_169_fu_1853_p1;
reg   [31:0] tmp_169_reg_6872;
wire   [31:0] tmp_170_fu_1865_p1;
reg   [31:0] tmp_170_reg_6879;
wire   [31:0] tmp_175_fu_1877_p1;
reg   [31:0] tmp_175_reg_6886;
wire   [31:0] tmp_176_fu_1889_p1;
reg   [31:0] tmp_176_reg_6893;
wire   [31:0] tmp_179_fu_1901_p1;
reg   [31:0] tmp_179_reg_6900;
wire   [31:0] tmp_180_fu_1913_p1;
reg   [31:0] tmp_180_reg_6907;
wire   [31:0] tmp_181_fu_1925_p1;
reg   [31:0] tmp_181_reg_6914;
wire   [31:0] tmp_182_fu_1937_p1;
reg   [31:0] tmp_182_reg_6921;
wire   [31:0] tmp_183_fu_1949_p1;
reg   [31:0] tmp_183_reg_6928;
wire   [31:0] tmp_184_fu_1961_p1;
reg   [31:0] tmp_184_reg_6935;
wire   [31:0] tmp_193_fu_1973_p1;
reg   [31:0] tmp_193_reg_6942;
wire   [0:0] exitcond3_fu_1980_p2;
reg   [0:0] exitcond3_reg_6949;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_381;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
wire   [43:0] i_4_fu_1985_p2;
reg   [43:0] i_4_reg_6953;
wire   [0:0] tmp_168_fu_2010_p2;
reg   [0:0] tmp_168_reg_6958;
reg   [0:0] ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1;
wire   [0:0] tmp_172_fu_2026_p2;
reg   [0:0] tmp_172_reg_6962;
reg   [0:0] ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1;
wire   [0:0] tmp_400_fu_2037_p1;
reg   [0:0] tmp_400_reg_6966;
reg   [0:0] ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1;
wire   [0:0] tmp_403_fu_2046_p1;
reg   [0:0] tmp_403_reg_6970;
reg   [0:0] ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1;
wire   [0:0] tmp_406_fu_2055_p1;
reg   [0:0] tmp_406_reg_6974;
reg   [0:0] ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1;
wire   [0:0] tmp_409_fu_2064_p1;
reg   [0:0] tmp_409_reg_6978;
reg   [0:0] ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1;
wire   [0:0] tmp_412_fu_2073_p1;
reg   [0:0] tmp_412_reg_6982;
reg   [0:0] ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1;
wire   [0:0] tmp_415_fu_2082_p1;
reg   [0:0] tmp_415_reg_6986;
reg   [0:0] ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1;
wire   [0:0] tmp_418_fu_2091_p1;
reg   [0:0] tmp_418_reg_6990;
reg   [0:0] ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1;
wire   [0:0] tmp_421_fu_2100_p1;
reg   [0:0] tmp_421_reg_6994;
reg   [0:0] ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1;
wire   [0:0] tmp_424_fu_2109_p1;
reg   [0:0] tmp_424_reg_6998;
reg   [0:0] ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1;
wire   [0:0] tmp_427_fu_2118_p1;
reg   [0:0] tmp_427_reg_7002;
reg   [0:0] ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1;
wire   [0:0] tmp_430_fu_2127_p1;
reg   [0:0] tmp_430_reg_7006;
reg   [0:0] ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1;
wire   [0:0] tmp_433_fu_2136_p1;
reg   [0:0] tmp_433_reg_7010;
reg   [0:0] ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1;
wire   [0:0] tmp_436_fu_2145_p1;
reg   [0:0] tmp_436_reg_7014;
reg   [0:0] ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1;
wire   [0:0] tmp_439_fu_2154_p1;
reg   [0:0] tmp_439_reg_7018;
reg   [0:0] ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1;
wire   [0:0] tmp_442_fu_2163_p1;
reg   [0:0] tmp_442_reg_7022;
reg   [0:0] ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1;
wire   [0:0] phitmp2_fu_2167_p2;
reg   [0:0] phitmp2_reg_7026;
wire   [0:0] r_V_16_fu_2182_p1;
reg   [0:0] r_V_16_reg_7031;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_479;
reg   [0:0] tmp_338_reg_7035;
reg   [0:0] tmp_340_reg_7039;
reg   [0:0] tmp_342_reg_7043;
reg   [0:0] tmp_344_reg_7047;
reg   [0:0] tmp_346_reg_7051;
reg   [0:0] tmp_348_reg_7055;
reg   [0:0] tmp_350_reg_7059;
reg   [0:0] tmp_352_reg_7063;
reg   [0:0] tmp_354_reg_7067;
reg   [0:0] tmp_356_reg_7071;
reg   [0:0] tmp_358_reg_7075;
reg   [0:0] tmp_360_reg_7079;
reg   [0:0] tmp_362_reg_7083;
reg   [0:0] tmp_364_reg_7087;
reg   [0:0] tmp_366_reg_7091;
reg   [0:0] tmp_368_reg_7095;
reg   [0:0] tmp_370_reg_7099;
reg   [0:0] tmp_372_reg_7103;
reg   [0:0] tmp_374_reg_7107;
reg   [0:0] tmp_376_reg_7111;
reg   [0:0] tmp_378_reg_7115;
reg   [0:0] tmp_380_reg_7119;
reg   [0:0] tmp_382_reg_7123;
reg   [0:0] tmp_384_reg_7127;
reg   [0:0] tmp_386_reg_7131;
reg   [0:0] tmp_388_reg_7135;
reg   [0:0] tmp_390_reg_7139;
reg   [0:0] tmp_392_reg_7143;
reg   [0:0] tmp_394_reg_7147;
reg   [0:0] tmp_396_reg_7151;
reg   [0:0] tmp_398_reg_7155;
wire   [0:0] tmp_174_fu_3199_p2;
reg   [0:0] tmp_174_reg_7159;
wire   [0:0] tmp_401_fu_3210_p1;
reg   [0:0] tmp_401_reg_7163;
wire   [0:0] tmp_404_fu_3219_p1;
reg   [0:0] tmp_404_reg_7167;
wire   [0:0] tmp_407_fu_3228_p1;
reg   [0:0] tmp_407_reg_7171;
wire   [0:0] tmp_410_fu_3237_p1;
reg   [0:0] tmp_410_reg_7175;
wire   [0:0] tmp_413_fu_3246_p1;
reg   [0:0] tmp_413_reg_7179;
wire   [0:0] tmp_416_fu_3255_p1;
reg   [0:0] tmp_416_reg_7183;
wire   [0:0] tmp_419_fu_3264_p1;
reg   [0:0] tmp_419_reg_7187;
wire   [0:0] tmp_422_fu_3273_p1;
reg   [0:0] tmp_422_reg_7191;
wire   [0:0] tmp_425_fu_3282_p1;
reg   [0:0] tmp_425_reg_7195;
reg   [0:0] ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1;
wire   [0:0] tmp_428_fu_3291_p1;
reg   [0:0] tmp_428_reg_7199;
reg   [0:0] ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1;
wire   [0:0] tmp_431_fu_3300_p1;
reg   [0:0] tmp_431_reg_7203;
reg   [0:0] ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1;
wire   [0:0] tmp_434_fu_3309_p1;
reg   [0:0] tmp_434_reg_7207;
reg   [0:0] ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1;
wire   [0:0] tmp_437_fu_3318_p1;
reg   [0:0] tmp_437_reg_7211;
reg   [0:0] ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1;
wire   [0:0] tmp_440_fu_3327_p1;
reg   [0:0] tmp_440_reg_7215;
reg   [0:0] ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1;
wire   [0:0] tmp_443_fu_3336_p1;
reg   [0:0] tmp_443_reg_7219;
reg   [0:0] ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1;
wire   [31:0] agg_result_V_i_fu_3340_p2;
reg   [31:0] agg_result_V_i_reg_7223;
wire   [1:0] tmp_335_fu_3346_p1;
reg   [1:0] tmp_335_reg_7243;
wire   [5:0] i_1_fu_6234_p2;
reg    ap_sig_cseq_ST_st7_fsm_3;
reg    ap_sig_613;
wire   [6:0] i_2_fu_6336_p2;
reg    ap_sig_cseq_ST_st8_fsm_4;
reg    ap_sig_622;
wire   [6:0] i_3_fu_6562_p2;
reg    ap_sig_cseq_ST_st9_fsm_5;
reg    ap_sig_631;
reg  signed [31:0] r_V_209_phi_fu_759_p4;
reg   [0:0] enableTwoSerial_phi_fu_770_p4;
reg   [43:0] i_phi_fu_782_p4;
reg   [5:0] i1_reg_789;
wire   [0:0] exitcond1_fu_6228_p2;
reg   [6:0] i2_reg_800;
wire   [0:0] exitcond2_fu_6330_p2;
reg   [6:0] i3_reg_811;
wire   [0:0] exitcond_fu_6556_p2;
wire   [63:0] tmp_66_fu_6240_p1;
wire   [63:0] tmp_71_fu_6342_p1;
wire   [63:0] tmp_76_fu_6568_p1;
wire   [43:0] tmp_7_fu_2190_p2;
wire   [43:0] tmp_1_fu_2214_p2;
wire   [43:0] tmp_5_fu_2238_p2;
wire   [43:0] tmp_9_fu_2262_p2;
wire   [43:0] tmp_11_fu_2286_p2;
wire   [43:0] tmp_13_fu_2310_p2;
wire   [43:0] tmp_15_fu_2334_p2;
wire   [43:0] tmp_17_fu_2358_p2;
wire   [43:0] tmp_19_fu_2382_p2;
wire   [43:0] tmp_21_fu_2406_p2;
wire   [43:0] tmp_23_fu_2430_p2;
wire   [43:0] tmp_25_fu_2454_p2;
wire   [43:0] tmp_27_fu_2478_p2;
wire   [43:0] tmp_29_fu_2502_p2;
wire   [43:0] tmp_31_fu_2526_p2;
wire   [43:0] tmp_33_fu_2550_p2;
wire   [43:0] tmp_35_fu_2574_p2;
wire   [43:0] tmp_37_fu_2598_p2;
wire   [43:0] tmp_39_fu_2622_p2;
wire   [43:0] tmp_41_fu_2646_p2;
wire   [43:0] tmp_43_fu_2670_p2;
wire   [43:0] tmp_45_fu_2694_p2;
wire   [43:0] tmp_47_fu_2718_p2;
wire   [43:0] tmp_49_fu_2742_p2;
wire   [43:0] tmp_51_fu_2766_p2;
wire   [43:0] tmp_53_fu_2790_p2;
wire   [43:0] tmp_55_fu_2814_p2;
wire   [43:0] tmp_57_fu_2838_p2;
wire   [43:0] tmp_59_fu_2862_p2;
wire   [43:0] tmp_61_fu_2886_p2;
wire   [43:0] tmp_63_fu_2910_p2;
wire   [43:0] tmp_65_fu_2934_p2;
wire   [42:0] tmp_68_fu_3354_p2;
wire   [0:0] tmp_336_fu_3350_p1;
wire   [42:0] tmp_69_fu_3366_p2;
wire   [42:0] tmp_70_fu_3378_p2;
wire   [42:0] tmp_73_fu_3398_p2;
wire   [0:0] tmp_339_fu_3390_p3;
wire   [42:0] tmp_74_fu_3410_p2;
wire   [42:0] tmp_75_fu_3422_p2;
wire   [42:0] tmp_78_fu_3442_p2;
wire   [0:0] tmp_341_fu_3434_p3;
wire   [42:0] tmp_79_fu_3454_p2;
wire   [42:0] tmp_80_fu_3466_p2;
wire   [42:0] tmp_81_fu_3486_p2;
wire   [0:0] tmp_343_fu_3478_p3;
wire   [42:0] tmp_82_fu_3498_p2;
wire   [42:0] tmp_83_fu_3510_p2;
wire   [42:0] tmp_84_fu_3530_p2;
wire   [0:0] tmp_345_fu_3522_p3;
wire   [42:0] tmp_85_fu_3542_p2;
wire   [42:0] tmp_86_fu_3554_p2;
wire   [42:0] tmp_87_fu_3574_p2;
wire   [0:0] tmp_347_fu_3566_p3;
wire   [42:0] tmp_88_fu_3586_p2;
wire   [42:0] tmp_89_fu_3598_p2;
wire   [42:0] tmp_90_fu_3618_p2;
wire   [0:0] tmp_349_fu_3610_p3;
wire   [42:0] tmp_91_fu_3630_p2;
wire   [42:0] tmp_92_fu_3642_p2;
wire   [42:0] tmp_93_fu_3662_p2;
wire   [0:0] tmp_351_fu_3654_p3;
wire   [42:0] tmp_94_fu_3674_p2;
wire   [42:0] tmp_95_fu_3686_p2;
wire   [42:0] tmp_96_fu_3706_p2;
wire   [0:0] tmp_353_fu_3698_p3;
wire   [42:0] tmp_97_fu_3718_p2;
wire   [42:0] tmp_98_fu_3730_p2;
wire   [42:0] tmp_99_fu_3750_p2;
wire   [0:0] tmp_355_fu_3742_p3;
wire   [42:0] tmp_100_fu_3762_p2;
wire   [42:0] tmp_101_fu_3774_p2;
wire   [42:0] tmp_102_fu_3794_p2;
wire   [0:0] tmp_357_fu_3786_p3;
wire   [42:0] tmp_103_fu_3806_p2;
wire   [42:0] tmp_104_fu_3818_p2;
wire   [42:0] tmp_105_fu_3838_p2;
wire   [0:0] tmp_359_fu_3830_p3;
wire   [42:0] tmp_106_fu_3850_p2;
wire   [42:0] tmp_107_fu_3862_p2;
wire   [42:0] tmp_108_fu_3882_p2;
wire   [0:0] tmp_361_fu_3874_p3;
wire   [42:0] tmp_109_fu_3894_p2;
wire   [42:0] tmp_110_fu_3906_p2;
wire   [42:0] tmp_111_fu_3926_p2;
wire   [0:0] tmp_363_fu_3918_p3;
wire   [42:0] tmp_112_fu_3938_p2;
wire   [42:0] tmp_113_fu_3950_p2;
wire   [42:0] tmp_114_fu_3970_p2;
wire   [0:0] tmp_365_fu_3962_p3;
wire   [42:0] tmp_115_fu_3982_p2;
wire   [42:0] tmp_116_fu_3994_p2;
wire   [42:0] tmp_117_fu_4014_p2;
wire   [0:0] tmp_367_fu_4006_p3;
wire   [42:0] tmp_118_fu_4026_p2;
wire   [42:0] tmp_119_fu_4038_p2;
wire   [42:0] tmp_120_fu_4058_p2;
wire   [0:0] tmp_369_fu_4050_p3;
wire   [42:0] tmp_121_fu_4070_p2;
wire   [42:0] tmp_122_fu_4082_p2;
wire   [42:0] tmp_123_fu_4102_p2;
wire   [0:0] tmp_371_fu_4094_p3;
wire   [42:0] tmp_124_fu_4114_p2;
wire   [42:0] tmp_125_fu_4126_p2;
wire   [42:0] tmp_126_fu_4146_p2;
wire   [0:0] tmp_373_fu_4138_p3;
wire   [42:0] tmp_127_fu_4158_p2;
wire   [42:0] tmp_128_fu_4170_p2;
wire   [42:0] tmp_129_fu_4190_p2;
wire   [0:0] tmp_375_fu_4182_p3;
wire   [42:0] tmp_130_fu_4202_p2;
wire   [42:0] tmp_131_fu_4214_p2;
wire   [42:0] tmp_132_fu_4234_p2;
wire   [0:0] tmp_377_fu_4226_p3;
wire   [42:0] tmp_133_fu_4246_p2;
wire   [42:0] tmp_134_fu_4258_p2;
wire   [42:0] tmp_135_fu_4278_p2;
wire   [0:0] tmp_379_fu_4270_p3;
wire   [42:0] tmp_136_fu_4290_p2;
wire   [42:0] tmp_137_fu_4302_p2;
wire   [42:0] tmp_138_fu_4322_p2;
wire   [0:0] tmp_381_fu_4314_p3;
wire   [42:0] tmp_139_fu_4334_p2;
wire   [42:0] tmp_140_fu_4346_p2;
wire   [42:0] tmp_141_fu_4366_p2;
wire   [0:0] tmp_383_fu_4358_p3;
wire   [42:0] tmp_142_fu_4378_p2;
wire   [42:0] tmp_143_fu_4390_p2;
wire   [42:0] tmp_144_fu_4410_p2;
wire   [0:0] tmp_385_fu_4402_p3;
wire   [42:0] tmp_145_fu_4422_p2;
wire   [42:0] tmp_146_fu_4434_p2;
wire   [42:0] tmp_147_fu_4454_p2;
wire   [0:0] tmp_387_fu_4446_p3;
wire   [42:0] tmp_148_fu_4466_p2;
wire   [42:0] tmp_149_fu_4478_p2;
wire   [42:0] tmp_150_fu_4498_p2;
wire   [0:0] tmp_389_fu_4490_p3;
wire   [42:0] tmp_151_fu_4510_p2;
wire   [42:0] tmp_152_fu_4522_p2;
wire   [42:0] tmp_153_fu_4542_p2;
wire   [0:0] tmp_391_fu_4534_p3;
wire   [42:0] tmp_154_fu_4554_p2;
wire   [42:0] tmp_155_fu_4566_p2;
wire   [42:0] tmp_156_fu_4586_p2;
wire   [0:0] tmp_393_fu_4578_p3;
wire   [42:0] tmp_157_fu_4598_p2;
wire   [42:0] tmp_158_fu_4610_p2;
wire   [42:0] tmp_159_fu_4630_p2;
wire   [0:0] tmp_395_fu_4622_p3;
wire   [42:0] tmp_160_fu_4642_p2;
wire   [42:0] tmp_161_fu_4654_p2;
wire   [42:0] tmp_162_fu_4674_p2;
wire   [0:0] tmp_397_fu_4666_p3;
wire   [42:0] tmp_163_fu_4686_p2;
wire   [42:0] tmp_164_fu_4698_p2;
wire   [42:0] tmp_165_fu_4718_p2;
wire   [0:0] tmp_399_fu_4710_p3;
wire   [42:0] tmp_166_fu_4730_p2;
wire   [42:0] tmp_167_fu_4742_p2;
wire   [42:0] tmp_185_fu_4836_p2;
wire   [0:0] tmp_178_fu_4758_p2;
wire   [42:0] tmp_186_fu_4824_p2;
wire   [42:0] tmp_187_fu_4812_p2;
wire   [42:0] tmp_188_fu_4800_p2;
wire   [42:0] tmp_189_fu_4788_p2;
wire   [42:0] tmp_190_fu_4776_p2;
wire   [42:0] tmp_191_fu_4764_p2;
wire   [42:0] tmp_203_fu_4856_p2;
wire   [0:0] tmp_402_fu_4852_p1;
wire   [42:0] tmp_202_fu_4868_p2;
wire   [42:0] tmp_201_fu_4880_p2;
wire   [42:0] tmp_200_fu_4892_p2;
wire   [42:0] tmp_199_fu_4904_p2;
wire   [42:0] tmp_198_fu_4916_p2;
wire   [42:0] tmp_197_fu_4928_p2;
wire   [42:0] tmp_211_fu_4948_p2;
wire   [0:0] tmp_405_fu_4944_p1;
wire   [42:0] tmp_210_fu_4960_p2;
wire   [42:0] tmp_209_fu_4972_p2;
wire   [42:0] tmp_208_fu_4984_p2;
wire   [42:0] tmp_207_fu_4996_p2;
wire   [42:0] tmp_206_fu_5008_p2;
wire   [42:0] tmp_204_fu_5020_p2;
wire   [42:0] tmp_218_fu_5040_p2;
wire   [0:0] tmp_408_fu_5036_p1;
wire   [42:0] tmp_217_fu_5052_p2;
wire   [42:0] tmp_216_fu_5064_p2;
wire   [42:0] tmp_215_fu_5076_p2;
wire   [42:0] tmp_214_fu_5088_p2;
wire   [42:0] tmp_213_fu_5100_p2;
wire   [42:0] tmp_212_fu_5112_p2;
wire   [42:0] tmp_225_fu_5132_p2;
wire   [0:0] tmp_411_fu_5128_p1;
wire   [42:0] tmp_224_fu_5144_p2;
wire   [42:0] tmp_223_fu_5156_p2;
wire   [42:0] tmp_222_fu_5168_p2;
wire   [42:0] tmp_221_fu_5180_p2;
wire   [42:0] tmp_220_fu_5192_p2;
wire   [42:0] tmp_219_fu_5204_p2;
wire   [42:0] tmp_232_fu_5224_p2;
wire   [0:0] tmp_414_fu_5220_p1;
wire   [42:0] tmp_231_fu_5236_p2;
wire   [42:0] tmp_230_fu_5248_p2;
wire   [42:0] tmp_229_fu_5260_p2;
wire   [42:0] tmp_228_fu_5272_p2;
wire   [42:0] tmp_227_fu_5284_p2;
wire   [42:0] tmp_226_fu_5296_p2;
wire   [42:0] tmp_239_fu_5316_p2;
wire   [0:0] tmp_417_fu_5312_p1;
wire   [42:0] tmp_238_fu_5328_p2;
wire   [42:0] tmp_237_fu_5340_p2;
wire   [42:0] tmp_236_fu_5352_p2;
wire   [42:0] tmp_235_fu_5364_p2;
wire   [42:0] tmp_234_fu_5376_p2;
wire   [42:0] tmp_233_fu_5388_p2;
wire   [42:0] tmp_246_fu_5408_p2;
wire   [0:0] tmp_420_fu_5404_p1;
wire   [42:0] tmp_245_fu_5420_p2;
wire   [42:0] tmp_244_fu_5432_p2;
wire   [42:0] tmp_243_fu_5444_p2;
wire   [42:0] tmp_242_fu_5456_p2;
wire   [42:0] tmp_241_fu_5468_p2;
wire   [42:0] tmp_240_fu_5480_p2;
wire   [42:0] tmp_253_fu_5500_p2;
wire   [0:0] tmp_423_fu_5496_p1;
wire   [42:0] tmp_252_fu_5512_p2;
wire   [42:0] tmp_251_fu_5524_p2;
wire   [42:0] tmp_250_fu_5536_p2;
wire   [42:0] tmp_249_fu_5548_p2;
wire   [42:0] tmp_248_fu_5560_p2;
wire   [42:0] tmp_247_fu_5572_p2;
wire   [42:0] tmp_260_fu_5592_p2;
wire   [0:0] tmp_426_fu_5588_p1;
wire   [42:0] tmp_259_fu_5604_p2;
wire   [42:0] tmp_258_fu_5616_p2;
wire   [42:0] tmp_257_fu_5628_p2;
wire   [42:0] tmp_256_fu_5640_p2;
wire   [42:0] tmp_255_fu_5652_p2;
wire   [42:0] tmp_254_fu_5664_p2;
wire   [42:0] tmp_267_fu_5684_p2;
wire   [0:0] tmp_429_fu_5680_p1;
wire   [42:0] tmp_266_fu_5696_p2;
wire   [42:0] tmp_265_fu_5708_p2;
wire   [42:0] tmp_264_fu_5720_p2;
wire   [42:0] tmp_263_fu_5732_p2;
wire   [42:0] tmp_262_fu_5744_p2;
wire   [42:0] tmp_261_fu_5756_p2;
wire   [42:0] tmp_274_fu_5776_p2;
wire   [0:0] tmp_432_fu_5772_p1;
wire   [42:0] tmp_273_fu_5788_p2;
wire   [42:0] tmp_272_fu_5800_p2;
wire   [42:0] tmp_271_fu_5812_p2;
wire   [42:0] tmp_270_fu_5824_p2;
wire   [42:0] tmp_269_fu_5836_p2;
wire   [42:0] tmp_268_fu_5848_p2;
wire   [42:0] tmp_281_fu_5868_p2;
wire   [0:0] tmp_435_fu_5864_p1;
wire   [42:0] tmp_280_fu_5880_p2;
wire   [42:0] tmp_279_fu_5892_p2;
wire   [42:0] tmp_278_fu_5904_p2;
wire   [42:0] tmp_277_fu_5916_p2;
wire   [42:0] tmp_276_fu_5928_p2;
wire   [42:0] tmp_275_fu_5940_p2;
wire   [42:0] tmp_288_fu_5960_p2;
wire   [0:0] tmp_438_fu_5956_p1;
wire   [42:0] tmp_287_fu_5972_p2;
wire   [42:0] tmp_286_fu_5984_p2;
wire   [42:0] tmp_285_fu_5996_p2;
wire   [42:0] tmp_284_fu_6008_p2;
wire   [42:0] tmp_283_fu_6020_p2;
wire   [42:0] tmp_282_fu_6032_p2;
wire   [42:0] tmp_295_fu_6052_p2;
wire   [0:0] tmp_441_fu_6048_p1;
wire   [42:0] tmp_294_fu_6064_p2;
wire   [42:0] tmp_293_fu_6076_p2;
wire   [42:0] tmp_292_fu_6088_p2;
wire   [42:0] tmp_291_fu_6100_p2;
wire   [42:0] tmp_290_fu_6112_p2;
wire   [42:0] tmp_289_fu_6124_p2;
wire   [42:0] tmp_302_fu_6144_p2;
wire   [0:0] tmp_444_fu_6140_p1;
wire   [42:0] tmp_301_fu_6156_p2;
wire   [42:0] tmp_300_fu_6168_p2;
wire   [42:0] tmp_299_fu_6180_p2;
wire   [42:0] tmp_298_fu_6192_p2;
wire   [42:0] tmp_297_fu_6204_p2;
wire   [42:0] tmp_296_fu_6216_p2;
reg   [31:0] seed_prev_prev_V_fu_694;
reg   [31:0] enableThreeSerial_fu_698;
wire   [31:0] enableThreeSerial_1_fu_2004_p2;
wire   [1:0] tmp_169_cast_fu_1787_p1;
wire   [1:0] r_V_210_fu_1797_p3;
wire   [2:0] r_V_211_fu_1809_p3;
wire   [2:0] r_V_212_fu_1821_p3;
wire   [3:0] r_V_213_fu_1833_p3;
wire   [3:0] r_V_214_fu_1845_p3;
wire   [3:0] r_V_215_fu_1857_p3;
wire   [3:0] r_V_216_fu_1869_p3;
wire   [4:0] r_V_217_fu_1881_p3;
wire   [4:0] r_V_218_fu_1893_p3;
wire   [4:0] r_V_219_fu_1905_p3;
wire   [4:0] r_V_220_fu_1917_p3;
wire   [4:0] r_V_221_fu_1929_p3;
wire   [4:0] r_V_222_fu_1941_p3;
wire   [4:0] r_V_223_fu_1953_p3;
wire   [4:0] r_V_224_fu_1965_p3;
wire   [21:0] grp_fu_1995_p0;
wire   [1:0] tmp_205_fu_1991_p1;
wire   [1:0] tmp_171_fu_2021_p2;
wire   [31:0] r_V_fu_2032_p2;
wire   [31:0] r_V_75_fu_2041_p2;
wire   [31:0] r_V_85_fu_2050_p2;
wire   [31:0] r_V_95_fu_2059_p2;
wire   [31:0] r_V_107_fu_2068_p2;
wire   [31:0] r_V_117_fu_2077_p2;
wire   [31:0] r_V_127_fu_2086_p2;
wire   [31:0] r_V_139_fu_2095_p2;
wire   [31:0] r_V_149_fu_2104_p2;
wire   [31:0] r_V_159_fu_2113_p2;
wire   [31:0] r_V_169_fu_2122_p2;
wire   [31:0] r_V_177_fu_2131_p2;
wire   [31:0] r_V_185_fu_2140_p2;
wire   [31:0] r_V_193_fu_2149_p2;
wire   [31:0] r_V_201_fu_2158_p2;
wire   [43:0] tmp_6_fu_2186_p1;
wire   [0:0] r_V_17_fu_2202_p3;
wire   [43:0] tmp_s_fu_2210_p1;
wire   [0:0] r_V_18_fu_2226_p3;
wire   [43:0] tmp_4_fu_2234_p1;
wire   [0:0] r_V_19_fu_2250_p3;
wire   [43:0] tmp_8_fu_2258_p1;
wire   [0:0] r_V_20_fu_2274_p3;
wire   [43:0] tmp_10_fu_2282_p1;
wire   [0:0] r_V_21_fu_2298_p3;
wire   [43:0] tmp_12_fu_2306_p1;
wire   [0:0] r_V_22_fu_2322_p3;
wire   [43:0] tmp_14_fu_2330_p1;
wire   [0:0] r_V_23_fu_2346_p3;
wire   [43:0] tmp_16_fu_2354_p1;
wire   [0:0] r_V_24_fu_2370_p3;
wire   [43:0] tmp_18_fu_2378_p1;
wire   [0:0] r_V_25_fu_2394_p3;
wire   [43:0] tmp_20_fu_2402_p1;
wire   [0:0] r_V_26_fu_2418_p3;
wire   [43:0] tmp_22_fu_2426_p1;
wire   [0:0] r_V_27_fu_2442_p3;
wire   [43:0] tmp_24_fu_2450_p1;
wire   [0:0] r_V_28_fu_2466_p3;
wire   [43:0] tmp_26_fu_2474_p1;
wire   [0:0] r_V_29_fu_2490_p3;
wire   [43:0] tmp_28_fu_2498_p1;
wire   [0:0] r_V_30_fu_2514_p3;
wire   [43:0] tmp_30_fu_2522_p1;
wire   [0:0] r_V_31_fu_2538_p3;
wire   [43:0] tmp_32_fu_2546_p1;
wire   [0:0] r_V_32_fu_2562_p3;
wire   [43:0] tmp_34_fu_2570_p1;
wire   [0:0] r_V_33_fu_2586_p3;
wire   [43:0] tmp_36_fu_2594_p1;
wire   [0:0] r_V_34_fu_2610_p3;
wire   [43:0] tmp_38_fu_2618_p1;
wire   [0:0] r_V_35_fu_2634_p3;
wire   [43:0] tmp_40_fu_2642_p1;
wire   [0:0] r_V_36_fu_2658_p3;
wire   [43:0] tmp_42_fu_2666_p1;
wire   [0:0] r_V_37_fu_2682_p3;
wire   [43:0] tmp_44_fu_2690_p1;
wire   [0:0] r_V_38_fu_2706_p3;
wire   [43:0] tmp_46_fu_2714_p1;
wire   [0:0] r_V_39_fu_2730_p3;
wire   [43:0] tmp_48_fu_2738_p1;
wire   [0:0] r_V_40_fu_2754_p3;
wire   [43:0] tmp_50_fu_2762_p1;
wire   [0:0] r_V_41_fu_2778_p3;
wire   [43:0] tmp_52_fu_2786_p1;
wire   [0:0] r_V_42_fu_2802_p3;
wire   [43:0] tmp_54_fu_2810_p1;
wire   [0:0] r_V_43_fu_2826_p3;
wire   [43:0] tmp_56_fu_2834_p1;
wire   [0:0] r_V_44_fu_2850_p3;
wire   [43:0] tmp_58_fu_2858_p1;
wire   [0:0] r_V_45_fu_2874_p3;
wire   [43:0] tmp_60_fu_2882_p1;
wire   [0:0] r_V_46_fu_2898_p3;
wire   [43:0] tmp_62_fu_2906_p1;
wire   [0:0] tmp_334_fu_2922_p3;
wire   [43:0] tmp_64_fu_2930_p1;
wire   [1:0] tmp_194_fu_2178_p1;
wire   [1:0] tmp_173_fu_3194_p2;
wire   [31:0] r_V_50_fu_3205_p2;
wire   [31:0] r_V_77_fu_3214_p2;
wire   [31:0] r_V_87_fu_3223_p2;
wire   [31:0] r_V_99_fu_3232_p2;
wire   [31:0] r_V_109_fu_3241_p2;
wire   [31:0] r_V_119_fu_3250_p2;
wire   [31:0] r_V_131_fu_3259_p2;
wire   [31:0] r_V_141_fu_3268_p2;
wire   [31:0] r_V_151_fu_3277_p2;
wire   [31:0] r_V_163_fu_3286_p2;
wire   [31:0] r_V_171_fu_3295_p2;
wire   [31:0] r_V_179_fu_3304_p2;
wire   [31:0] r_V_187_fu_3313_p2;
wire   [31:0] r_V_195_fu_3322_p2;
wire   [31:0] r_V_203_fu_3331_p2;
wire   [31:0] grp_fu_1995_p2;
wire   [1:0] tmp_177_fu_4754_p2;
wire   [31:0] r_V_47_fu_4848_p2;
wire   [31:0] r_V_48_fu_4940_p2;
wire   [31:0] r_V_49_fu_5032_p2;
wire   [31:0] r_V_51_fu_5124_p2;
wire   [31:0] r_V_52_fu_5216_p2;
wire   [31:0] r_V_53_fu_5308_p2;
wire   [31:0] r_V_54_fu_5400_p2;
wire   [31:0] r_V_55_fu_5492_p2;
wire   [31:0] r_V_56_fu_5584_p2;
wire   [31:0] r_V_57_fu_5676_p2;
wire   [31:0] r_V_58_fu_5768_p2;
wire   [31:0] r_V_59_fu_5860_p2;
wire   [31:0] r_V_60_fu_5952_p2;
wire   [31:0] r_V_61_fu_6044_p2;
wire   [31:0] r_V_62_fu_6136_p2;
wire   [4:0] tmp_fu_6249_p33;
wire   [43:0] tmp_fu_6249_p34;
wire   [42:0] tmp_195_fu_6347_p98;
wire   [42:0] tmp_196_fu_6573_p114;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'b1;
#0 freqCount_V_0 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_1 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_2 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_3 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_4 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_5 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_6 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_7 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_8 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_9 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_10 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_11 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_12 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_13 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_14 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_15 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_16 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_17 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_18 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_19 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_20 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_21 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_22 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_23 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_24 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_25 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_26 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_27 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_28 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_29 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_30 = 44'b00000000000000000000000000000000000000000000;
#0 freqCount_V_31 = 44'b00000000000000000000000000000000000000000000;
#0 serialTwoCount_V_0 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_1 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_2 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_3 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_4 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_5 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_6 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_7 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_8 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_9 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_10 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_11 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_12 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_13 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_14 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_15 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_16 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_17 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_18 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_19 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_20 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_21 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_22 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_23 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_24 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_25 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_26 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_27 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_28 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_29 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_30 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_31 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_32 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_33 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_34 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_35 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_36 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_37 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_38 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_39 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_40 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_41 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_42 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_43 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_44 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_45 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_46 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_47 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_48 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_49 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_50 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_51 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_52 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_53 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_54 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_55 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_56 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_57 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_58 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_59 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_60 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_61 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_62 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_63 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_64 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_65 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_66 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_67 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_68 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_69 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_70 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_71 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_72 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_73 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_74 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_75 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_76 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_77 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_78 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_79 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_80 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_81 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_82 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_83 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_84 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_85 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_86 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_87 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_88 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_89 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_90 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_91 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_92 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_93 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_94 = 43'b0000000000000000000000000000000000000000000;
#0 serialTwoCount_V_95 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_0 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_1 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_2 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_3 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_4 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_5 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_6 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_7 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_8 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_9 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_10 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_11 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_12 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_13 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_14 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_15 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_16 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_17 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_18 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_19 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_20 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_21 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_22 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_23 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_24 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_25 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_26 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_27 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_28 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_29 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_30 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_31 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_32 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_33 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_34 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_35 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_36 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_37 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_38 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_39 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_40 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_41 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_42 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_43 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_44 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_45 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_46 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_47 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_48 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_49 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_50 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_51 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_52 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_53 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_54 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_55 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_56 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_57 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_58 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_59 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_60 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_61 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_62 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_63 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_64 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_65 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_66 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_67 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_68 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_69 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_70 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_71 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_72 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_73 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_74 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_75 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_76 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_77 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_78 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_79 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_80 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_81 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_82 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_83 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_84 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_85 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_86 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_87 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_88 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_89 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_90 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_91 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_92 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_93 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_94 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_95 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_96 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_97 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_98 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_99 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_100 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_101 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_102 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_103 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_104 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_105 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_106 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_107 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_108 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_109 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_110 = 43'b0000000000000000000000000000000000000000000;
#0 serialThreeCount_V_111 = 43'b0000000000000000000000000000000000000000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
end

freq_serial_FREQ_PERIPH_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_FREQ_PERIPH_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_FREQ_PERIPH_BUS_DATA_WIDTH ))
freq_serial_FREQ_PERIPH_BUS_s_axi_U(
    .AWVALID(s_axi_FREQ_PERIPH_BUS_AWVALID),
    .AWREADY(s_axi_FREQ_PERIPH_BUS_AWREADY),
    .AWADDR(s_axi_FREQ_PERIPH_BUS_AWADDR),
    .WVALID(s_axi_FREQ_PERIPH_BUS_WVALID),
    .WREADY(s_axi_FREQ_PERIPH_BUS_WREADY),
    .WDATA(s_axi_FREQ_PERIPH_BUS_WDATA),
    .WSTRB(s_axi_FREQ_PERIPH_BUS_WSTRB),
    .ARVALID(s_axi_FREQ_PERIPH_BUS_ARVALID),
    .ARREADY(s_axi_FREQ_PERIPH_BUS_ARREADY),
    .ARADDR(s_axi_FREQ_PERIPH_BUS_ARADDR),
    .RVALID(s_axi_FREQ_PERIPH_BUS_RVALID),
    .RREADY(s_axi_FREQ_PERIPH_BUS_RREADY),
    .RDATA(s_axi_FREQ_PERIPH_BUS_RDATA),
    .RRESP(s_axi_FREQ_PERIPH_BUS_RRESP),
    .BVALID(s_axi_FREQ_PERIPH_BUS_BVALID),
    .BREADY(s_axi_FREQ_PERIPH_BUS_BREADY),
    .BRESP(s_axi_FREQ_PERIPH_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .freqStream_V_address0(freqStream_V_address0),
    .freqStream_V_ce0(freqStream_V_ce0),
    .freqStream_V_we0(freqStream_V_we0),
    .freqStream_V_d0(freqStream_V_d0),
    .serialTwoStream_V_address0(serialTwoStream_V_address0),
    .serialTwoStream_V_ce0(serialTwoStream_V_ce0),
    .serialTwoStream_V_we0(serialTwoStream_V_we0),
    .serialTwoStream_V_d0(serialTwoStream_V_d0),
    .serialThreeStream_V_address0(serialThreeStream_V_address0),
    .serialThreeStream_V_ce0(serialThreeStream_V_ce0),
    .serialThreeStream_V_we0(serialThreeStream_V_we0),
    .serialThreeStream_V_d0(serialThreeStream_V_d0),
    .seed_V(seed_V),
    .n_V(n_V),
    .offset_V(offset_V)
);

freq_serial_mul_22ns_32s_32_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
freq_serial_mul_22ns_32s_32_3_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1995_p0),
    .din1(r_V_209_phi_fu_759_p4),
    .ce(1'b1),
    .dout(grp_fu_1995_p2)
);

freq_serial_mux_32to1_sel5_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 44 ),
    .din2_WIDTH( 44 ),
    .din3_WIDTH( 44 ),
    .din4_WIDTH( 44 ),
    .din5_WIDTH( 44 ),
    .din6_WIDTH( 44 ),
    .din7_WIDTH( 44 ),
    .din8_WIDTH( 44 ),
    .din9_WIDTH( 44 ),
    .din10_WIDTH( 44 ),
    .din11_WIDTH( 44 ),
    .din12_WIDTH( 44 ),
    .din13_WIDTH( 44 ),
    .din14_WIDTH( 44 ),
    .din15_WIDTH( 44 ),
    .din16_WIDTH( 44 ),
    .din17_WIDTH( 44 ),
    .din18_WIDTH( 44 ),
    .din19_WIDTH( 44 ),
    .din20_WIDTH( 44 ),
    .din21_WIDTH( 44 ),
    .din22_WIDTH( 44 ),
    .din23_WIDTH( 44 ),
    .din24_WIDTH( 44 ),
    .din25_WIDTH( 44 ),
    .din26_WIDTH( 44 ),
    .din27_WIDTH( 44 ),
    .din28_WIDTH( 44 ),
    .din29_WIDTH( 44 ),
    .din30_WIDTH( 44 ),
    .din31_WIDTH( 44 ),
    .din32_WIDTH( 44 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 44 ))
freq_serial_mux_32to1_sel5_44_1_U1(
    .din1(freqCount_V_0),
    .din2(freqCount_V_1),
    .din3(freqCount_V_2),
    .din4(freqCount_V_3),
    .din5(freqCount_V_4),
    .din6(freqCount_V_5),
    .din7(freqCount_V_6),
    .din8(freqCount_V_7),
    .din9(freqCount_V_8),
    .din10(freqCount_V_9),
    .din11(freqCount_V_10),
    .din12(freqCount_V_11),
    .din13(freqCount_V_12),
    .din14(freqCount_V_13),
    .din15(freqCount_V_14),
    .din16(freqCount_V_15),
    .din17(freqCount_V_16),
    .din18(freqCount_V_17),
    .din19(freqCount_V_18),
    .din20(freqCount_V_19),
    .din21(freqCount_V_20),
    .din22(freqCount_V_21),
    .din23(freqCount_V_22),
    .din24(freqCount_V_23),
    .din25(freqCount_V_24),
    .din26(freqCount_V_25),
    .din27(freqCount_V_26),
    .din28(freqCount_V_27),
    .din29(freqCount_V_28),
    .din30(freqCount_V_29),
    .din31(freqCount_V_30),
    .din32(freqCount_V_31),
    .din33(tmp_fu_6249_p33),
    .dout(tmp_fu_6249_p34)
);

freq_serial_mux_96to1_sel7_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 43 ),
    .din2_WIDTH( 43 ),
    .din3_WIDTH( 43 ),
    .din4_WIDTH( 43 ),
    .din5_WIDTH( 43 ),
    .din6_WIDTH( 43 ),
    .din7_WIDTH( 43 ),
    .din8_WIDTH( 43 ),
    .din9_WIDTH( 43 ),
    .din10_WIDTH( 43 ),
    .din11_WIDTH( 43 ),
    .din12_WIDTH( 43 ),
    .din13_WIDTH( 43 ),
    .din14_WIDTH( 43 ),
    .din15_WIDTH( 43 ),
    .din16_WIDTH( 43 ),
    .din17_WIDTH( 43 ),
    .din18_WIDTH( 43 ),
    .din19_WIDTH( 43 ),
    .din20_WIDTH( 43 ),
    .din21_WIDTH( 43 ),
    .din22_WIDTH( 43 ),
    .din23_WIDTH( 43 ),
    .din24_WIDTH( 43 ),
    .din25_WIDTH( 43 ),
    .din26_WIDTH( 43 ),
    .din27_WIDTH( 43 ),
    .din28_WIDTH( 43 ),
    .din29_WIDTH( 43 ),
    .din30_WIDTH( 43 ),
    .din31_WIDTH( 43 ),
    .din32_WIDTH( 43 ),
    .din33_WIDTH( 43 ),
    .din34_WIDTH( 43 ),
    .din35_WIDTH( 43 ),
    .din36_WIDTH( 43 ),
    .din37_WIDTH( 43 ),
    .din38_WIDTH( 43 ),
    .din39_WIDTH( 43 ),
    .din40_WIDTH( 43 ),
    .din41_WIDTH( 43 ),
    .din42_WIDTH( 43 ),
    .din43_WIDTH( 43 ),
    .din44_WIDTH( 43 ),
    .din45_WIDTH( 43 ),
    .din46_WIDTH( 43 ),
    .din47_WIDTH( 43 ),
    .din48_WIDTH( 43 ),
    .din49_WIDTH( 43 ),
    .din50_WIDTH( 43 ),
    .din51_WIDTH( 43 ),
    .din52_WIDTH( 43 ),
    .din53_WIDTH( 43 ),
    .din54_WIDTH( 43 ),
    .din55_WIDTH( 43 ),
    .din56_WIDTH( 43 ),
    .din57_WIDTH( 43 ),
    .din58_WIDTH( 43 ),
    .din59_WIDTH( 43 ),
    .din60_WIDTH( 43 ),
    .din61_WIDTH( 43 ),
    .din62_WIDTH( 43 ),
    .din63_WIDTH( 43 ),
    .din64_WIDTH( 43 ),
    .din65_WIDTH( 43 ),
    .din66_WIDTH( 43 ),
    .din67_WIDTH( 43 ),
    .din68_WIDTH( 43 ),
    .din69_WIDTH( 43 ),
    .din70_WIDTH( 43 ),
    .din71_WIDTH( 43 ),
    .din72_WIDTH( 43 ),
    .din73_WIDTH( 43 ),
    .din74_WIDTH( 43 ),
    .din75_WIDTH( 43 ),
    .din76_WIDTH( 43 ),
    .din77_WIDTH( 43 ),
    .din78_WIDTH( 43 ),
    .din79_WIDTH( 43 ),
    .din80_WIDTH( 43 ),
    .din81_WIDTH( 43 ),
    .din82_WIDTH( 43 ),
    .din83_WIDTH( 43 ),
    .din84_WIDTH( 43 ),
    .din85_WIDTH( 43 ),
    .din86_WIDTH( 43 ),
    .din87_WIDTH( 43 ),
    .din88_WIDTH( 43 ),
    .din89_WIDTH( 43 ),
    .din90_WIDTH( 43 ),
    .din91_WIDTH( 43 ),
    .din92_WIDTH( 43 ),
    .din93_WIDTH( 43 ),
    .din94_WIDTH( 43 ),
    .din95_WIDTH( 43 ),
    .din96_WIDTH( 43 ),
    .din97_WIDTH( 7 ),
    .dout_WIDTH( 43 ))
freq_serial_mux_96to1_sel7_43_1_U2(
    .din1(serialTwoCount_V_0),
    .din2(serialTwoCount_V_1),
    .din3(serialTwoCount_V_2),
    .din4(serialTwoCount_V_3),
    .din5(serialTwoCount_V_4),
    .din6(serialTwoCount_V_5),
    .din7(serialTwoCount_V_6),
    .din8(serialTwoCount_V_7),
    .din9(serialTwoCount_V_8),
    .din10(serialTwoCount_V_9),
    .din11(serialTwoCount_V_10),
    .din12(serialTwoCount_V_11),
    .din13(serialTwoCount_V_12),
    .din14(serialTwoCount_V_13),
    .din15(serialTwoCount_V_14),
    .din16(serialTwoCount_V_15),
    .din17(serialTwoCount_V_16),
    .din18(serialTwoCount_V_17),
    .din19(serialTwoCount_V_18),
    .din20(serialTwoCount_V_19),
    .din21(serialTwoCount_V_20),
    .din22(serialTwoCount_V_21),
    .din23(serialTwoCount_V_22),
    .din24(serialTwoCount_V_23),
    .din25(serialTwoCount_V_24),
    .din26(serialTwoCount_V_25),
    .din27(serialTwoCount_V_26),
    .din28(serialTwoCount_V_27),
    .din29(serialTwoCount_V_28),
    .din30(serialTwoCount_V_29),
    .din31(serialTwoCount_V_30),
    .din32(serialTwoCount_V_31),
    .din33(serialTwoCount_V_32),
    .din34(serialTwoCount_V_33),
    .din35(serialTwoCount_V_34),
    .din36(serialTwoCount_V_35),
    .din37(serialTwoCount_V_36),
    .din38(serialTwoCount_V_37),
    .din39(serialTwoCount_V_38),
    .din40(serialTwoCount_V_39),
    .din41(serialTwoCount_V_40),
    .din42(serialTwoCount_V_41),
    .din43(serialTwoCount_V_42),
    .din44(serialTwoCount_V_43),
    .din45(serialTwoCount_V_44),
    .din46(serialTwoCount_V_45),
    .din47(serialTwoCount_V_46),
    .din48(serialTwoCount_V_47),
    .din49(serialTwoCount_V_48),
    .din50(serialTwoCount_V_49),
    .din51(serialTwoCount_V_50),
    .din52(serialTwoCount_V_51),
    .din53(serialTwoCount_V_52),
    .din54(serialTwoCount_V_53),
    .din55(serialTwoCount_V_54),
    .din56(serialTwoCount_V_55),
    .din57(serialTwoCount_V_56),
    .din58(serialTwoCount_V_57),
    .din59(serialTwoCount_V_58),
    .din60(serialTwoCount_V_59),
    .din61(serialTwoCount_V_60),
    .din62(serialTwoCount_V_61),
    .din63(serialTwoCount_V_62),
    .din64(serialTwoCount_V_63),
    .din65(serialTwoCount_V_64),
    .din66(serialTwoCount_V_65),
    .din67(serialTwoCount_V_66),
    .din68(serialTwoCount_V_67),
    .din69(serialTwoCount_V_68),
    .din70(serialTwoCount_V_69),
    .din71(serialTwoCount_V_70),
    .din72(serialTwoCount_V_71),
    .din73(serialTwoCount_V_72),
    .din74(serialTwoCount_V_73),
    .din75(serialTwoCount_V_74),
    .din76(serialTwoCount_V_75),
    .din77(serialTwoCount_V_76),
    .din78(serialTwoCount_V_77),
    .din79(serialTwoCount_V_78),
    .din80(serialTwoCount_V_79),
    .din81(serialTwoCount_V_80),
    .din82(serialTwoCount_V_81),
    .din83(serialTwoCount_V_82),
    .din84(serialTwoCount_V_83),
    .din85(serialTwoCount_V_84),
    .din86(serialTwoCount_V_85),
    .din87(serialTwoCount_V_86),
    .din88(serialTwoCount_V_87),
    .din89(serialTwoCount_V_88),
    .din90(serialTwoCount_V_89),
    .din91(serialTwoCount_V_90),
    .din92(serialTwoCount_V_91),
    .din93(serialTwoCount_V_92),
    .din94(serialTwoCount_V_93),
    .din95(serialTwoCount_V_94),
    .din96(serialTwoCount_V_95),
    .din97(i2_reg_800),
    .dout(tmp_195_fu_6347_p98)
);

freq_serial_mux_112to1_sel7_43_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 43 ),
    .din2_WIDTH( 43 ),
    .din3_WIDTH( 43 ),
    .din4_WIDTH( 43 ),
    .din5_WIDTH( 43 ),
    .din6_WIDTH( 43 ),
    .din7_WIDTH( 43 ),
    .din8_WIDTH( 43 ),
    .din9_WIDTH( 43 ),
    .din10_WIDTH( 43 ),
    .din11_WIDTH( 43 ),
    .din12_WIDTH( 43 ),
    .din13_WIDTH( 43 ),
    .din14_WIDTH( 43 ),
    .din15_WIDTH( 43 ),
    .din16_WIDTH( 43 ),
    .din17_WIDTH( 43 ),
    .din18_WIDTH( 43 ),
    .din19_WIDTH( 43 ),
    .din20_WIDTH( 43 ),
    .din21_WIDTH( 43 ),
    .din22_WIDTH( 43 ),
    .din23_WIDTH( 43 ),
    .din24_WIDTH( 43 ),
    .din25_WIDTH( 43 ),
    .din26_WIDTH( 43 ),
    .din27_WIDTH( 43 ),
    .din28_WIDTH( 43 ),
    .din29_WIDTH( 43 ),
    .din30_WIDTH( 43 ),
    .din31_WIDTH( 43 ),
    .din32_WIDTH( 43 ),
    .din33_WIDTH( 43 ),
    .din34_WIDTH( 43 ),
    .din35_WIDTH( 43 ),
    .din36_WIDTH( 43 ),
    .din37_WIDTH( 43 ),
    .din38_WIDTH( 43 ),
    .din39_WIDTH( 43 ),
    .din40_WIDTH( 43 ),
    .din41_WIDTH( 43 ),
    .din42_WIDTH( 43 ),
    .din43_WIDTH( 43 ),
    .din44_WIDTH( 43 ),
    .din45_WIDTH( 43 ),
    .din46_WIDTH( 43 ),
    .din47_WIDTH( 43 ),
    .din48_WIDTH( 43 ),
    .din49_WIDTH( 43 ),
    .din50_WIDTH( 43 ),
    .din51_WIDTH( 43 ),
    .din52_WIDTH( 43 ),
    .din53_WIDTH( 43 ),
    .din54_WIDTH( 43 ),
    .din55_WIDTH( 43 ),
    .din56_WIDTH( 43 ),
    .din57_WIDTH( 43 ),
    .din58_WIDTH( 43 ),
    .din59_WIDTH( 43 ),
    .din60_WIDTH( 43 ),
    .din61_WIDTH( 43 ),
    .din62_WIDTH( 43 ),
    .din63_WIDTH( 43 ),
    .din64_WIDTH( 43 ),
    .din65_WIDTH( 43 ),
    .din66_WIDTH( 43 ),
    .din67_WIDTH( 43 ),
    .din68_WIDTH( 43 ),
    .din69_WIDTH( 43 ),
    .din70_WIDTH( 43 ),
    .din71_WIDTH( 43 ),
    .din72_WIDTH( 43 ),
    .din73_WIDTH( 43 ),
    .din74_WIDTH( 43 ),
    .din75_WIDTH( 43 ),
    .din76_WIDTH( 43 ),
    .din77_WIDTH( 43 ),
    .din78_WIDTH( 43 ),
    .din79_WIDTH( 43 ),
    .din80_WIDTH( 43 ),
    .din81_WIDTH( 43 ),
    .din82_WIDTH( 43 ),
    .din83_WIDTH( 43 ),
    .din84_WIDTH( 43 ),
    .din85_WIDTH( 43 ),
    .din86_WIDTH( 43 ),
    .din87_WIDTH( 43 ),
    .din88_WIDTH( 43 ),
    .din89_WIDTH( 43 ),
    .din90_WIDTH( 43 ),
    .din91_WIDTH( 43 ),
    .din92_WIDTH( 43 ),
    .din93_WIDTH( 43 ),
    .din94_WIDTH( 43 ),
    .din95_WIDTH( 43 ),
    .din96_WIDTH( 43 ),
    .din97_WIDTH( 43 ),
    .din98_WIDTH( 43 ),
    .din99_WIDTH( 43 ),
    .din100_WIDTH( 43 ),
    .din101_WIDTH( 43 ),
    .din102_WIDTH( 43 ),
    .din103_WIDTH( 43 ),
    .din104_WIDTH( 43 ),
    .din105_WIDTH( 43 ),
    .din106_WIDTH( 43 ),
    .din107_WIDTH( 43 ),
    .din108_WIDTH( 43 ),
    .din109_WIDTH( 43 ),
    .din110_WIDTH( 43 ),
    .din111_WIDTH( 43 ),
    .din112_WIDTH( 43 ),
    .din113_WIDTH( 7 ),
    .dout_WIDTH( 43 ))
freq_serial_mux_112to1_sel7_43_1_U3(
    .din1(serialThreeCount_V_0),
    .din2(serialThreeCount_V_1),
    .din3(serialThreeCount_V_2),
    .din4(serialThreeCount_V_3),
    .din5(serialThreeCount_V_4),
    .din6(serialThreeCount_V_5),
    .din7(serialThreeCount_V_6),
    .din8(serialThreeCount_V_7),
    .din9(serialThreeCount_V_8),
    .din10(serialThreeCount_V_9),
    .din11(serialThreeCount_V_10),
    .din12(serialThreeCount_V_11),
    .din13(serialThreeCount_V_12),
    .din14(serialThreeCount_V_13),
    .din15(serialThreeCount_V_14),
    .din16(serialThreeCount_V_15),
    .din17(serialThreeCount_V_16),
    .din18(serialThreeCount_V_17),
    .din19(serialThreeCount_V_18),
    .din20(serialThreeCount_V_19),
    .din21(serialThreeCount_V_20),
    .din22(serialThreeCount_V_21),
    .din23(serialThreeCount_V_22),
    .din24(serialThreeCount_V_23),
    .din25(serialThreeCount_V_24),
    .din26(serialThreeCount_V_25),
    .din27(serialThreeCount_V_26),
    .din28(serialThreeCount_V_27),
    .din29(serialThreeCount_V_28),
    .din30(serialThreeCount_V_29),
    .din31(serialThreeCount_V_30),
    .din32(serialThreeCount_V_31),
    .din33(serialThreeCount_V_32),
    .din34(serialThreeCount_V_33),
    .din35(serialThreeCount_V_34),
    .din36(serialThreeCount_V_35),
    .din37(serialThreeCount_V_36),
    .din38(serialThreeCount_V_37),
    .din39(serialThreeCount_V_38),
    .din40(serialThreeCount_V_39),
    .din41(serialThreeCount_V_40),
    .din42(serialThreeCount_V_41),
    .din43(serialThreeCount_V_42),
    .din44(serialThreeCount_V_43),
    .din45(serialThreeCount_V_44),
    .din46(serialThreeCount_V_45),
    .din47(serialThreeCount_V_46),
    .din48(serialThreeCount_V_47),
    .din49(serialThreeCount_V_48),
    .din50(serialThreeCount_V_49),
    .din51(serialThreeCount_V_50),
    .din52(serialThreeCount_V_51),
    .din53(serialThreeCount_V_52),
    .din54(serialThreeCount_V_53),
    .din55(serialThreeCount_V_54),
    .din56(serialThreeCount_V_55),
    .din57(serialThreeCount_V_56),
    .din58(serialThreeCount_V_57),
    .din59(serialThreeCount_V_58),
    .din60(serialThreeCount_V_59),
    .din61(serialThreeCount_V_60),
    .din62(serialThreeCount_V_61),
    .din63(serialThreeCount_V_62),
    .din64(serialThreeCount_V_63),
    .din65(serialThreeCount_V_64),
    .din66(serialThreeCount_V_65),
    .din67(serialThreeCount_V_66),
    .din68(serialThreeCount_V_67),
    .din69(serialThreeCount_V_68),
    .din70(serialThreeCount_V_69),
    .din71(serialThreeCount_V_70),
    .din72(serialThreeCount_V_71),
    .din73(serialThreeCount_V_72),
    .din74(serialThreeCount_V_73),
    .din75(serialThreeCount_V_74),
    .din76(serialThreeCount_V_75),
    .din77(serialThreeCount_V_76),
    .din78(serialThreeCount_V_77),
    .din79(serialThreeCount_V_78),
    .din80(serialThreeCount_V_79),
    .din81(serialThreeCount_V_80),
    .din82(serialThreeCount_V_81),
    .din83(serialThreeCount_V_82),
    .din84(serialThreeCount_V_83),
    .din85(serialThreeCount_V_84),
    .din86(serialThreeCount_V_85),
    .din87(serialThreeCount_V_86),
    .din88(serialThreeCount_V_87),
    .din89(serialThreeCount_V_88),
    .din90(serialThreeCount_V_89),
    .din91(serialThreeCount_V_90),
    .din92(serialThreeCount_V_91),
    .din93(serialThreeCount_V_92),
    .din94(serialThreeCount_V_93),
    .din95(serialThreeCount_V_94),
    .din96(serialThreeCount_V_95),
    .din97(serialThreeCount_V_96),
    .din98(serialThreeCount_V_97),
    .din99(serialThreeCount_V_98),
    .din100(serialThreeCount_V_99),
    .din101(serialThreeCount_V_100),
    .din102(serialThreeCount_V_101),
    .din103(serialThreeCount_V_102),
    .din104(serialThreeCount_V_103),
    .din105(serialThreeCount_V_104),
    .din106(serialThreeCount_V_105),
    .din107(serialThreeCount_V_106),
    .din108(serialThreeCount_V_107),
    .din109(serialThreeCount_V_108),
    .din110(serialThreeCount_V_109),
    .din111(serialThreeCount_V_110),
    .din112(serialThreeCount_V_111),
    .din113(i3_reg_811),
    .dout(tmp_196_fu_6573_p114)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(exitcond3_reg_6949 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_6949 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(exitcond3_reg_6949 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_1980_p2 == 1'b0) & (tmp_168_fu_2010_p2 == 1'b0))) begin
        enableThreeSerial_fu_698 <= enableThreeSerial_1_fu_2004_p2;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_1980_p2 == 1'b0) & ~(tmp_168_fu_2010_p2 == 1'b0)))) begin
        enableThreeSerial_fu_698 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        enableTwoSerial_reg_766 <= phitmp2_reg_7026;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        enableTwoSerial_reg_766 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond3_fu_1980_p2 == 1'b0))) begin
        i1_reg_789 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & (1'b0 == exitcond1_fu_6228_p2))) begin
        i1_reg_789 <= i_1_fu_6234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & ~(1'b0 == exitcond1_fu_6228_p2))) begin
        i2_reg_800 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & (1'b0 == exitcond2_fu_6330_p2))) begin
        i2_reg_800 <= i_2_fu_6336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & ~(1'b0 == exitcond2_fu_6330_p2))) begin
        i3_reg_811 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & (1'b0 == exitcond_fu_6556_p2))) begin
        i3_reg_811 <= i_3_fu_6562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        i_reg_778 <= i_4_reg_6953;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_778 <= ap_const_lv44_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        r_V_209_reg_756 <= agg_result_V_i_fu_3340_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        r_V_209_reg_756 <= seed_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        agg_result_V_i_reg_7223 <= agg_result_V_i_fu_3340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1 <= tmp_168_reg_6958;
        ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1 <= tmp_172_reg_6962;
        ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1 <= tmp_400_reg_6966;
        ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1 <= tmp_403_reg_6970;
        ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1 <= tmp_406_reg_6974;
        ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1 <= tmp_409_reg_6978;
        ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1 <= tmp_412_reg_6982;
        ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1 <= tmp_415_reg_6986;
        ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1 <= tmp_418_reg_6990;
        ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1 <= tmp_421_reg_6994;
        ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1 <= tmp_424_reg_6998;
        ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1 <= tmp_427_reg_7002;
        ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1 <= tmp_430_reg_7006;
        ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1 <= tmp_433_reg_7010;
        ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1 <= tmp_436_reg_7014;
        ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1 <= tmp_439_reg_7018;
        ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1 <= tmp_442_reg_7022;
        exitcond3_reg_6949 <= exitcond3_fu_1980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
        ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1 <= tmp_425_reg_7195;
        ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1 <= tmp_428_reg_7199;
        ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1 <= tmp_431_reg_7203;
        ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1 <= tmp_434_reg_7207;
        ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1 <= tmp_437_reg_7211;
        ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1 <= tmp_440_reg_7215;
        ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1 <= tmp_443_reg_7219;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_6949 == 1'b0))) begin
        freqCount_V_0 <= tmp_7_fu_2190_p2;
        freqCount_V_1 <= tmp_1_fu_2214_p2;
        freqCount_V_10 <= tmp_23_fu_2430_p2;
        freqCount_V_11 <= tmp_25_fu_2454_p2;
        freqCount_V_12 <= tmp_27_fu_2478_p2;
        freqCount_V_13 <= tmp_29_fu_2502_p2;
        freqCount_V_14 <= tmp_31_fu_2526_p2;
        freqCount_V_15 <= tmp_33_fu_2550_p2;
        freqCount_V_16 <= tmp_35_fu_2574_p2;
        freqCount_V_17 <= tmp_37_fu_2598_p2;
        freqCount_V_18 <= tmp_39_fu_2622_p2;
        freqCount_V_19 <= tmp_41_fu_2646_p2;
        freqCount_V_2 <= tmp_5_fu_2238_p2;
        freqCount_V_20 <= tmp_43_fu_2670_p2;
        freqCount_V_21 <= tmp_45_fu_2694_p2;
        freqCount_V_22 <= tmp_47_fu_2718_p2;
        freqCount_V_23 <= tmp_49_fu_2742_p2;
        freqCount_V_24 <= tmp_51_fu_2766_p2;
        freqCount_V_25 <= tmp_53_fu_2790_p2;
        freqCount_V_26 <= tmp_55_fu_2814_p2;
        freqCount_V_27 <= tmp_57_fu_2838_p2;
        freqCount_V_28 <= tmp_59_fu_2862_p2;
        freqCount_V_29 <= tmp_61_fu_2886_p2;
        freqCount_V_3 <= tmp_9_fu_2262_p2;
        freqCount_V_30 <= tmp_63_fu_2910_p2;
        freqCount_V_31 <= tmp_65_fu_2934_p2;
        freqCount_V_4 <= tmp_11_fu_2286_p2;
        freqCount_V_5 <= tmp_13_fu_2310_p2;
        freqCount_V_6 <= tmp_15_fu_2334_p2;
        freqCount_V_7 <= tmp_17_fu_2358_p2;
        freqCount_V_8 <= tmp_19_fu_2382_p2;
        freqCount_V_9 <= tmp_21_fu_2406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        i_4_reg_6953 <= i_4_fu_1985_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        n_V_read_reg_6827 <= n_V;
        tmp_169_reg_6872[0] <= tmp_169_fu_1853_p1[0];
        tmp_170_reg_6879[0] <= tmp_170_fu_1865_p1[0];
        tmp_175_reg_6886[0] <= tmp_175_fu_1877_p1[0];
        tmp_176_reg_6893[0] <= tmp_176_fu_1889_p1[0];
        tmp_179_reg_6900[0] <= tmp_179_fu_1901_p1[0];
        tmp_180_reg_6907[0] <= tmp_180_fu_1913_p1[0];
        tmp_181_reg_6914[0] <= tmp_181_fu_1925_p1[0];
        tmp_182_reg_6921[0] <= tmp_182_fu_1937_p1[0];
        tmp_183_reg_6928[0] <= tmp_183_fu_1949_p1[0];
        tmp_184_reg_6935[0] <= tmp_184_fu_1961_p1[0];
        tmp_193_reg_6942[0] <= tmp_193_fu_1973_p1[0];
        tmp_2_reg_6837 <= tmp_2_fu_1791_p2;
        tmp_3_reg_6844[0] <= tmp_3_fu_1805_p1[0];
        tmp_67_reg_6851[0] <= tmp_67_fu_1817_p1[0];
        tmp_72_reg_6858[0] <= tmp_72_fu_1829_p1[0];
        tmp_77_reg_6865[0] <= tmp_77_fu_1841_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond3_fu_1980_p2 == 1'b0))) begin
        phitmp2_reg_7026 <= phitmp2_fu_2167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_6949 == 1'b0))) begin
        r_V_16_reg_7031 <= r_V_16_fu_2182_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        seed_prev_prev_V_fu_694 <= r_V_209_reg_756;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & ~(1'b0 == tmp_174_reg_7159) & ~(1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_0 <= tmp_185_fu_4836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & ~(1'b0 == tmp_174_reg_7159) & (1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_1 <= tmp_186_fu_4824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1) & ~(1'b0 == tmp_402_fu_4852_p1) & ~(1'b0 == tmp_401_reg_7163))) begin
        serialThreeCount_V_10 <= tmp_200_fu_4892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1) & (1'b0 == tmp_441_fu_6048_p1) & ~(1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1))) begin
        serialThreeCount_V_100 <= tmp_293_fu_6076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1) & ~(1'b0 == tmp_441_fu_6048_p1) & ~(1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1))) begin
        serialThreeCount_V_101 <= tmp_292_fu_6088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1) & (1'b0 == tmp_441_fu_6048_p1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1))) begin
        serialThreeCount_V_102 <= tmp_291_fu_6100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1) & ~(1'b0 == tmp_441_fu_6048_p1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1))) begin
        serialThreeCount_V_103 <= tmp_290_fu_6112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_441_fu_6048_p1) & ~(1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1))) begin
        serialThreeCount_V_104 <= tmp_289_fu_6124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1) & (1'b0 == tmp_444_fu_6140_p1))) begin
        serialThreeCount_V_105 <= tmp_302_fu_6144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1) & ~(1'b0 == tmp_444_fu_6140_p1))) begin
        serialThreeCount_V_106 <= tmp_301_fu_6156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1) & (1'b0 == tmp_444_fu_6140_p1) & ~(1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1))) begin
        serialThreeCount_V_107 <= tmp_300_fu_6168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1) & ~(1'b0 == tmp_444_fu_6140_p1) & ~(1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1))) begin
        serialThreeCount_V_108 <= tmp_299_fu_6180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1) & (1'b0 == tmp_444_fu_6140_p1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1))) begin
        serialThreeCount_V_109 <= tmp_298_fu_6192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_401_reg_7163) & (1'b0 == tmp_402_fu_4852_p1) & ~(1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1))) begin
        serialThreeCount_V_11 <= tmp_199_fu_4904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1) & ~(1'b0 == tmp_444_fu_6140_p1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1))) begin
        serialThreeCount_V_110 <= tmp_297_fu_6204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_444_fu_6140_p1) & ~(1'b0 == ap_reg_ppstg_tmp_443_reg_7219_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_442_reg_7022_pp0_iter1))) begin
        serialThreeCount_V_111 <= tmp_296_fu_6216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_401_reg_7163) & ~(1'b0 == tmp_402_fu_4852_p1) & ~(1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1))) begin
        serialThreeCount_V_12 <= tmp_198_fu_4916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_402_fu_4852_p1) & ~(1'b0 == tmp_401_reg_7163) & ~(1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1))) begin
        serialThreeCount_V_13 <= tmp_197_fu_4928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1) & (1'b0 == tmp_404_reg_7167) & (1'b0 == tmp_405_fu_4944_p1))) begin
        serialThreeCount_V_14 <= tmp_211_fu_4948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1) & (1'b0 == tmp_404_reg_7167) & ~(1'b0 == tmp_405_fu_4944_p1))) begin
        serialThreeCount_V_15 <= tmp_210_fu_4960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1) & (1'b0 == tmp_405_fu_4944_p1) & ~(1'b0 == tmp_404_reg_7167))) begin
        serialThreeCount_V_16 <= tmp_209_fu_4972_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1) & ~(1'b0 == tmp_405_fu_4944_p1) & ~(1'b0 == tmp_404_reg_7167))) begin
        serialThreeCount_V_17 <= tmp_208_fu_4984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_404_reg_7167) & (1'b0 == tmp_405_fu_4944_p1) & ~(1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1))) begin
        serialThreeCount_V_18 <= tmp_207_fu_4996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_404_reg_7167) & ~(1'b0 == tmp_405_fu_4944_p1) & ~(1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1))) begin
        serialThreeCount_V_19 <= tmp_206_fu_5008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & (1'b0 == tmp_174_reg_7159) & ~(1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_2 <= tmp_187_fu_4812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_405_fu_4944_p1) & ~(1'b0 == tmp_404_reg_7167) & ~(1'b0 == ap_reg_ppstg_tmp_403_reg_6970_pp0_iter1))) begin
        serialThreeCount_V_20 <= tmp_204_fu_5020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1) & (1'b0 == tmp_407_reg_7171) & (1'b0 == tmp_408_fu_5036_p1))) begin
        serialThreeCount_V_21 <= tmp_218_fu_5040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1) & (1'b0 == tmp_407_reg_7171) & ~(1'b0 == tmp_408_fu_5036_p1))) begin
        serialThreeCount_V_22 <= tmp_217_fu_5052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1) & (1'b0 == tmp_408_fu_5036_p1) & ~(1'b0 == tmp_407_reg_7171))) begin
        serialThreeCount_V_23 <= tmp_216_fu_5064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1) & ~(1'b0 == tmp_408_fu_5036_p1) & ~(1'b0 == tmp_407_reg_7171))) begin
        serialThreeCount_V_24 <= tmp_215_fu_5076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_407_reg_7171) & (1'b0 == tmp_408_fu_5036_p1) & ~(1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1))) begin
        serialThreeCount_V_25 <= tmp_214_fu_5088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_407_reg_7171) & ~(1'b0 == tmp_408_fu_5036_p1) & ~(1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1))) begin
        serialThreeCount_V_26 <= tmp_213_fu_5100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_408_fu_5036_p1) & ~(1'b0 == tmp_407_reg_7171) & ~(1'b0 == ap_reg_ppstg_tmp_406_reg_6974_pp0_iter1))) begin
        serialThreeCount_V_27 <= tmp_212_fu_5112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1) & (1'b0 == tmp_410_reg_7175) & (1'b0 == tmp_411_fu_5128_p1))) begin
        serialThreeCount_V_28 <= tmp_225_fu_5132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1) & (1'b0 == tmp_410_reg_7175) & ~(1'b0 == tmp_411_fu_5128_p1))) begin
        serialThreeCount_V_29 <= tmp_224_fu_5144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & (1'b0 == tmp_174_reg_7159) & (1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_3 <= tmp_188_fu_4800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1) & (1'b0 == tmp_411_fu_5128_p1) & ~(1'b0 == tmp_410_reg_7175))) begin
        serialThreeCount_V_30 <= tmp_223_fu_5156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1) & ~(1'b0 == tmp_411_fu_5128_p1) & ~(1'b0 == tmp_410_reg_7175))) begin
        serialThreeCount_V_31 <= tmp_222_fu_5168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_410_reg_7175) & (1'b0 == tmp_411_fu_5128_p1) & ~(1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1))) begin
        serialThreeCount_V_32 <= tmp_221_fu_5180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_410_reg_7175) & ~(1'b0 == tmp_411_fu_5128_p1) & ~(1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1))) begin
        serialThreeCount_V_33 <= tmp_220_fu_5192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_411_fu_5128_p1) & ~(1'b0 == tmp_410_reg_7175) & ~(1'b0 == ap_reg_ppstg_tmp_409_reg_6978_pp0_iter1))) begin
        serialThreeCount_V_34 <= tmp_219_fu_5204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1) & (1'b0 == tmp_413_reg_7179) & (1'b0 == tmp_414_fu_5220_p1))) begin
        serialThreeCount_V_35 <= tmp_232_fu_5224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1) & (1'b0 == tmp_413_reg_7179) & ~(1'b0 == tmp_414_fu_5220_p1))) begin
        serialThreeCount_V_36 <= tmp_231_fu_5236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1) & (1'b0 == tmp_414_fu_5220_p1) & ~(1'b0 == tmp_413_reg_7179))) begin
        serialThreeCount_V_37 <= tmp_230_fu_5248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1) & ~(1'b0 == tmp_414_fu_5220_p1) & ~(1'b0 == tmp_413_reg_7179))) begin
        serialThreeCount_V_38 <= tmp_229_fu_5260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_413_reg_7179) & (1'b0 == tmp_414_fu_5220_p1) & ~(1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1))) begin
        serialThreeCount_V_39 <= tmp_228_fu_5272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & ~(1'b0 == tmp_174_reg_7159) & ~(1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_4 <= tmp_189_fu_4788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_413_reg_7179) & ~(1'b0 == tmp_414_fu_5220_p1) & ~(1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1))) begin
        serialThreeCount_V_40 <= tmp_227_fu_5284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_414_fu_5220_p1) & ~(1'b0 == tmp_413_reg_7179) & ~(1'b0 == ap_reg_ppstg_tmp_412_reg_6982_pp0_iter1))) begin
        serialThreeCount_V_41 <= tmp_226_fu_5296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1) & (1'b0 == tmp_416_reg_7183) & (1'b0 == tmp_417_fu_5312_p1))) begin
        serialThreeCount_V_42 <= tmp_239_fu_5316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1) & (1'b0 == tmp_416_reg_7183) & ~(1'b0 == tmp_417_fu_5312_p1))) begin
        serialThreeCount_V_43 <= tmp_238_fu_5328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1) & (1'b0 == tmp_417_fu_5312_p1) & ~(1'b0 == tmp_416_reg_7183))) begin
        serialThreeCount_V_44 <= tmp_237_fu_5340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1) & ~(1'b0 == tmp_417_fu_5312_p1) & ~(1'b0 == tmp_416_reg_7183))) begin
        serialThreeCount_V_45 <= tmp_236_fu_5352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_416_reg_7183) & (1'b0 == tmp_417_fu_5312_p1) & ~(1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1))) begin
        serialThreeCount_V_46 <= tmp_235_fu_5364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_416_reg_7183) & ~(1'b0 == tmp_417_fu_5312_p1) & ~(1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1))) begin
        serialThreeCount_V_47 <= tmp_234_fu_5376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_417_fu_5312_p1) & ~(1'b0 == tmp_416_reg_7183) & ~(1'b0 == ap_reg_ppstg_tmp_415_reg_6986_pp0_iter1))) begin
        serialThreeCount_V_48 <= tmp_233_fu_5388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1) & (1'b0 == tmp_419_reg_7187) & (1'b0 == tmp_420_fu_5404_p1))) begin
        serialThreeCount_V_49 <= tmp_246_fu_5408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & ~(1'b0 == tmp_174_reg_7159) & (1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_5 <= tmp_190_fu_4776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1) & (1'b0 == tmp_419_reg_7187) & ~(1'b0 == tmp_420_fu_5404_p1))) begin
        serialThreeCount_V_50 <= tmp_245_fu_5420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1) & (1'b0 == tmp_420_fu_5404_p1) & ~(1'b0 == tmp_419_reg_7187))) begin
        serialThreeCount_V_51 <= tmp_244_fu_5432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1) & ~(1'b0 == tmp_420_fu_5404_p1) & ~(1'b0 == tmp_419_reg_7187))) begin
        serialThreeCount_V_52 <= tmp_243_fu_5444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_419_reg_7187) & (1'b0 == tmp_420_fu_5404_p1) & ~(1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1))) begin
        serialThreeCount_V_53 <= tmp_242_fu_5456_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_419_reg_7187) & ~(1'b0 == tmp_420_fu_5404_p1) & ~(1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1))) begin
        serialThreeCount_V_54 <= tmp_241_fu_5468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_420_fu_5404_p1) & ~(1'b0 == tmp_419_reg_7187) & ~(1'b0 == ap_reg_ppstg_tmp_418_reg_6990_pp0_iter1))) begin
        serialThreeCount_V_55 <= tmp_240_fu_5480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1) & (1'b0 == tmp_422_reg_7191) & (1'b0 == tmp_423_fu_5496_p1))) begin
        serialThreeCount_V_56 <= tmp_253_fu_5500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1) & (1'b0 == tmp_422_reg_7191) & ~(1'b0 == tmp_423_fu_5496_p1))) begin
        serialThreeCount_V_57 <= tmp_252_fu_5512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1) & (1'b0 == tmp_423_fu_5496_p1) & ~(1'b0 == tmp_422_reg_7191))) begin
        serialThreeCount_V_58 <= tmp_251_fu_5524_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1) & ~(1'b0 == tmp_423_fu_5496_p1) & ~(1'b0 == tmp_422_reg_7191))) begin
        serialThreeCount_V_59 <= tmp_250_fu_5536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_172_reg_6962_pp0_iter1) & (1'b0 == tmp_174_reg_7159) & ~(1'b0 == tmp_178_fu_4758_p2))) begin
        serialThreeCount_V_6 <= tmp_191_fu_4764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_422_reg_7191) & (1'b0 == tmp_423_fu_5496_p1) & ~(1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1))) begin
        serialThreeCount_V_60 <= tmp_249_fu_5548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_422_reg_7191) & ~(1'b0 == tmp_423_fu_5496_p1) & ~(1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1))) begin
        serialThreeCount_V_61 <= tmp_248_fu_5560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_423_fu_5496_p1) & ~(1'b0 == tmp_422_reg_7191) & ~(1'b0 == ap_reg_ppstg_tmp_421_reg_6994_pp0_iter1))) begin
        serialThreeCount_V_62 <= tmp_247_fu_5572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1) & (1'b0 == tmp_426_fu_5588_p1))) begin
        serialThreeCount_V_63 <= tmp_260_fu_5592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1) & ~(1'b0 == tmp_426_fu_5588_p1))) begin
        serialThreeCount_V_64 <= tmp_259_fu_5604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1) & (1'b0 == tmp_426_fu_5588_p1) & ~(1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1))) begin
        serialThreeCount_V_65 <= tmp_258_fu_5616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1) & ~(1'b0 == tmp_426_fu_5588_p1) & ~(1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1))) begin
        serialThreeCount_V_66 <= tmp_257_fu_5628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1) & (1'b0 == tmp_426_fu_5588_p1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1))) begin
        serialThreeCount_V_67 <= tmp_256_fu_5640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1) & ~(1'b0 == tmp_426_fu_5588_p1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1))) begin
        serialThreeCount_V_68 <= tmp_255_fu_5652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_426_fu_5588_p1) & ~(1'b0 == ap_reg_ppstg_tmp_425_reg_7195_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_424_reg_6998_pp0_iter1))) begin
        serialThreeCount_V_69 <= tmp_254_fu_5664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1) & (1'b0 == tmp_401_reg_7163) & (1'b0 == tmp_402_fu_4852_p1))) begin
        serialThreeCount_V_7 <= tmp_203_fu_4856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1) & (1'b0 == tmp_429_fu_5680_p1))) begin
        serialThreeCount_V_70 <= tmp_267_fu_5684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1) & ~(1'b0 == tmp_429_fu_5680_p1))) begin
        serialThreeCount_V_71 <= tmp_266_fu_5696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1) & (1'b0 == tmp_429_fu_5680_p1) & ~(1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1))) begin
        serialThreeCount_V_72 <= tmp_265_fu_5708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1) & ~(1'b0 == tmp_429_fu_5680_p1) & ~(1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1))) begin
        serialThreeCount_V_73 <= tmp_264_fu_5720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1) & (1'b0 == tmp_429_fu_5680_p1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1))) begin
        serialThreeCount_V_74 <= tmp_263_fu_5732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1) & ~(1'b0 == tmp_429_fu_5680_p1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1))) begin
        serialThreeCount_V_75 <= tmp_262_fu_5744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_429_fu_5680_p1) & ~(1'b0 == ap_reg_ppstg_tmp_428_reg_7199_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_427_reg_7002_pp0_iter1))) begin
        serialThreeCount_V_76 <= tmp_261_fu_5756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1) & (1'b0 == tmp_432_fu_5772_p1))) begin
        serialThreeCount_V_77 <= tmp_274_fu_5776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1) & ~(1'b0 == tmp_432_fu_5772_p1))) begin
        serialThreeCount_V_78 <= tmp_273_fu_5788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1) & (1'b0 == tmp_432_fu_5772_p1) & ~(1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1))) begin
        serialThreeCount_V_79 <= tmp_272_fu_5800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1) & (1'b0 == tmp_401_reg_7163) & ~(1'b0 == tmp_402_fu_4852_p1))) begin
        serialThreeCount_V_8 <= tmp_202_fu_4868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1) & ~(1'b0 == tmp_432_fu_5772_p1) & ~(1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1))) begin
        serialThreeCount_V_80 <= tmp_271_fu_5812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1) & (1'b0 == tmp_432_fu_5772_p1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1))) begin
        serialThreeCount_V_81 <= tmp_270_fu_5824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1) & ~(1'b0 == tmp_432_fu_5772_p1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1))) begin
        serialThreeCount_V_82 <= tmp_269_fu_5836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_432_fu_5772_p1) & ~(1'b0 == ap_reg_ppstg_tmp_431_reg_7203_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_430_reg_7006_pp0_iter1))) begin
        serialThreeCount_V_83 <= tmp_268_fu_5848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1) & (1'b0 == tmp_435_fu_5864_p1))) begin
        serialThreeCount_V_84 <= tmp_281_fu_5868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1) & ~(1'b0 == tmp_435_fu_5864_p1))) begin
        serialThreeCount_V_85 <= tmp_280_fu_5880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1) & (1'b0 == tmp_435_fu_5864_p1) & ~(1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1))) begin
        serialThreeCount_V_86 <= tmp_279_fu_5892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1) & ~(1'b0 == tmp_435_fu_5864_p1) & ~(1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1))) begin
        serialThreeCount_V_87 <= tmp_278_fu_5904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1) & (1'b0 == tmp_435_fu_5864_p1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1))) begin
        serialThreeCount_V_88 <= tmp_277_fu_5916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1) & ~(1'b0 == tmp_435_fu_5864_p1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1))) begin
        serialThreeCount_V_89 <= tmp_276_fu_5928_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_400_reg_6966_pp0_iter1) & (1'b0 == tmp_402_fu_4852_p1) & ~(1'b0 == tmp_401_reg_7163))) begin
        serialThreeCount_V_9 <= tmp_201_fu_4880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_435_fu_5864_p1) & ~(1'b0 == ap_reg_ppstg_tmp_434_reg_7207_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_433_reg_7010_pp0_iter1))) begin
        serialThreeCount_V_90 <= tmp_275_fu_5940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1) & (1'b0 == tmp_438_fu_5956_p1))) begin
        serialThreeCount_V_91 <= tmp_288_fu_5960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1) & ~(1'b0 == tmp_438_fu_5956_p1))) begin
        serialThreeCount_V_92 <= tmp_287_fu_5972_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1) & (1'b0 == tmp_438_fu_5956_p1) & ~(1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1))) begin
        serialThreeCount_V_93 <= tmp_286_fu_5984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1) & ~(1'b0 == tmp_438_fu_5956_p1) & ~(1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1))) begin
        serialThreeCount_V_94 <= tmp_285_fu_5996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1) & (1'b0 == tmp_438_fu_5956_p1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1))) begin
        serialThreeCount_V_95 <= tmp_284_fu_6008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1) & ~(1'b0 == tmp_438_fu_5956_p1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1))) begin
        serialThreeCount_V_96 <= tmp_283_fu_6020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == tmp_438_fu_5956_p1) & ~(1'b0 == ap_reg_ppstg_tmp_437_reg_7211_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_436_reg_7014_pp0_iter1))) begin
        serialThreeCount_V_97 <= tmp_282_fu_6032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1) & (1'b0 == tmp_441_fu_6048_p1))) begin
        serialThreeCount_V_98 <= tmp_295_fu_6052_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_168_reg_6958_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_439_reg_7018_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_440_reg_7215_pp0_iter1) & ~(1'b0 == tmp_441_fu_6048_p1))) begin
        serialThreeCount_V_99 <= tmp_294_fu_6064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == r_V_16_reg_7031) & (1'b0 == tmp_336_fu_3350_p1))) begin
        serialTwoCount_V_0 <= tmp_68_fu_3354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == r_V_16_reg_7031) & ~(1'b0 == tmp_336_fu_3350_p1))) begin
        serialTwoCount_V_1 <= tmp_69_fu_3366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_342_reg_7043) & ~(1'b0 == tmp_343_fu_3478_p3))) begin
        serialTwoCount_V_10 <= tmp_82_fu_3498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_343_fu_3478_p3) & ~(1'b0 == tmp_342_reg_7043))) begin
        serialTwoCount_V_11 <= tmp_83_fu_3510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_344_reg_7047) & (1'b0 == tmp_345_fu_3522_p3))) begin
        serialTwoCount_V_12 <= tmp_84_fu_3530_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_344_reg_7047) & ~(1'b0 == tmp_345_fu_3522_p3))) begin
        serialTwoCount_V_13 <= tmp_85_fu_3542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_345_fu_3522_p3) & ~(1'b0 == tmp_344_reg_7047))) begin
        serialTwoCount_V_14 <= tmp_86_fu_3554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_346_reg_7051) & (1'b0 == tmp_347_fu_3566_p3))) begin
        serialTwoCount_V_15 <= tmp_87_fu_3574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_346_reg_7051) & ~(1'b0 == tmp_347_fu_3566_p3))) begin
        serialTwoCount_V_16 <= tmp_88_fu_3586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_347_fu_3566_p3) & ~(1'b0 == tmp_346_reg_7051))) begin
        serialTwoCount_V_17 <= tmp_89_fu_3598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_348_reg_7055) & (1'b0 == tmp_349_fu_3610_p3))) begin
        serialTwoCount_V_18 <= tmp_90_fu_3618_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_348_reg_7055) & ~(1'b0 == tmp_349_fu_3610_p3))) begin
        serialTwoCount_V_19 <= tmp_91_fu_3630_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_336_fu_3350_p1) & ~(1'b0 == r_V_16_reg_7031))) begin
        serialTwoCount_V_2 <= tmp_70_fu_3378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_349_fu_3610_p3) & ~(1'b0 == tmp_348_reg_7055))) begin
        serialTwoCount_V_20 <= tmp_92_fu_3642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_350_reg_7059) & (1'b0 == tmp_351_fu_3654_p3))) begin
        serialTwoCount_V_21 <= tmp_93_fu_3662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_350_reg_7059) & ~(1'b0 == tmp_351_fu_3654_p3))) begin
        serialTwoCount_V_22 <= tmp_94_fu_3674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_351_fu_3654_p3) & ~(1'b0 == tmp_350_reg_7059))) begin
        serialTwoCount_V_23 <= tmp_95_fu_3686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_352_reg_7063) & (1'b0 == tmp_353_fu_3698_p3))) begin
        serialTwoCount_V_24 <= tmp_96_fu_3706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_352_reg_7063) & ~(1'b0 == tmp_353_fu_3698_p3))) begin
        serialTwoCount_V_25 <= tmp_97_fu_3718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_353_fu_3698_p3) & ~(1'b0 == tmp_352_reg_7063))) begin
        serialTwoCount_V_26 <= tmp_98_fu_3730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_354_reg_7067) & (1'b0 == tmp_355_fu_3742_p3))) begin
        serialTwoCount_V_27 <= tmp_99_fu_3750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_354_reg_7067) & ~(1'b0 == tmp_355_fu_3742_p3))) begin
        serialTwoCount_V_28 <= tmp_100_fu_3762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_355_fu_3742_p3) & ~(1'b0 == tmp_354_reg_7067))) begin
        serialTwoCount_V_29 <= tmp_101_fu_3774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_338_reg_7035) & (1'b0 == tmp_339_fu_3390_p3))) begin
        serialTwoCount_V_3 <= tmp_73_fu_3398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_356_reg_7071) & (1'b0 == tmp_357_fu_3786_p3))) begin
        serialTwoCount_V_30 <= tmp_102_fu_3794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_356_reg_7071) & ~(1'b0 == tmp_357_fu_3786_p3))) begin
        serialTwoCount_V_31 <= tmp_103_fu_3806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_357_fu_3786_p3) & ~(1'b0 == tmp_356_reg_7071))) begin
        serialTwoCount_V_32 <= tmp_104_fu_3818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_358_reg_7075) & (1'b0 == tmp_359_fu_3830_p3))) begin
        serialTwoCount_V_33 <= tmp_105_fu_3838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_358_reg_7075) & ~(1'b0 == tmp_359_fu_3830_p3))) begin
        serialTwoCount_V_34 <= tmp_106_fu_3850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_359_fu_3830_p3) & ~(1'b0 == tmp_358_reg_7075))) begin
        serialTwoCount_V_35 <= tmp_107_fu_3862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_360_reg_7079) & (1'b0 == tmp_361_fu_3874_p3))) begin
        serialTwoCount_V_36 <= tmp_108_fu_3882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_360_reg_7079) & ~(1'b0 == tmp_361_fu_3874_p3))) begin
        serialTwoCount_V_37 <= tmp_109_fu_3894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_361_fu_3874_p3) & ~(1'b0 == tmp_360_reg_7079))) begin
        serialTwoCount_V_38 <= tmp_110_fu_3906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_362_reg_7083) & (1'b0 == tmp_363_fu_3918_p3))) begin
        serialTwoCount_V_39 <= tmp_111_fu_3926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_338_reg_7035) & ~(1'b0 == tmp_339_fu_3390_p3))) begin
        serialTwoCount_V_4 <= tmp_74_fu_3410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_362_reg_7083) & ~(1'b0 == tmp_363_fu_3918_p3))) begin
        serialTwoCount_V_40 <= tmp_112_fu_3938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_363_fu_3918_p3) & ~(1'b0 == tmp_362_reg_7083))) begin
        serialTwoCount_V_41 <= tmp_113_fu_3950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_364_reg_7087) & (1'b0 == tmp_365_fu_3962_p3))) begin
        serialTwoCount_V_42 <= tmp_114_fu_3970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_364_reg_7087) & ~(1'b0 == tmp_365_fu_3962_p3))) begin
        serialTwoCount_V_43 <= tmp_115_fu_3982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_365_fu_3962_p3) & ~(1'b0 == tmp_364_reg_7087))) begin
        serialTwoCount_V_44 <= tmp_116_fu_3994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_366_reg_7091) & (1'b0 == tmp_367_fu_4006_p3))) begin
        serialTwoCount_V_45 <= tmp_117_fu_4014_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_366_reg_7091) & ~(1'b0 == tmp_367_fu_4006_p3))) begin
        serialTwoCount_V_46 <= tmp_118_fu_4026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_367_fu_4006_p3) & ~(1'b0 == tmp_366_reg_7091))) begin
        serialTwoCount_V_47 <= tmp_119_fu_4038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_368_reg_7095) & (1'b0 == tmp_369_fu_4050_p3))) begin
        serialTwoCount_V_48 <= tmp_120_fu_4058_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_368_reg_7095) & ~(1'b0 == tmp_369_fu_4050_p3))) begin
        serialTwoCount_V_49 <= tmp_121_fu_4070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_339_fu_3390_p3) & ~(1'b0 == tmp_338_reg_7035))) begin
        serialTwoCount_V_5 <= tmp_75_fu_3422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_369_fu_4050_p3) & ~(1'b0 == tmp_368_reg_7095))) begin
        serialTwoCount_V_50 <= tmp_122_fu_4082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_370_reg_7099) & (1'b0 == tmp_371_fu_4094_p3))) begin
        serialTwoCount_V_51 <= tmp_123_fu_4102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_370_reg_7099) & ~(1'b0 == tmp_371_fu_4094_p3))) begin
        serialTwoCount_V_52 <= tmp_124_fu_4114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_371_fu_4094_p3) & ~(1'b0 == tmp_370_reg_7099))) begin
        serialTwoCount_V_53 <= tmp_125_fu_4126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_372_reg_7103) & (1'b0 == tmp_373_fu_4138_p3))) begin
        serialTwoCount_V_54 <= tmp_126_fu_4146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_372_reg_7103) & ~(1'b0 == tmp_373_fu_4138_p3))) begin
        serialTwoCount_V_55 <= tmp_127_fu_4158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_373_fu_4138_p3) & ~(1'b0 == tmp_372_reg_7103))) begin
        serialTwoCount_V_56 <= tmp_128_fu_4170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_374_reg_7107) & (1'b0 == tmp_375_fu_4182_p3))) begin
        serialTwoCount_V_57 <= tmp_129_fu_4190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_374_reg_7107) & ~(1'b0 == tmp_375_fu_4182_p3))) begin
        serialTwoCount_V_58 <= tmp_130_fu_4202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_375_fu_4182_p3) & ~(1'b0 == tmp_374_reg_7107))) begin
        serialTwoCount_V_59 <= tmp_131_fu_4214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_340_reg_7039) & (1'b0 == tmp_341_fu_3434_p3))) begin
        serialTwoCount_V_6 <= tmp_78_fu_3442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_376_reg_7111) & (1'b0 == tmp_377_fu_4226_p3))) begin
        serialTwoCount_V_60 <= tmp_132_fu_4234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_376_reg_7111) & ~(1'b0 == tmp_377_fu_4226_p3))) begin
        serialTwoCount_V_61 <= tmp_133_fu_4246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_377_fu_4226_p3) & ~(1'b0 == tmp_376_reg_7111))) begin
        serialTwoCount_V_62 <= tmp_134_fu_4258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_378_reg_7115) & (1'b0 == tmp_379_fu_4270_p3))) begin
        serialTwoCount_V_63 <= tmp_135_fu_4278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_378_reg_7115) & ~(1'b0 == tmp_379_fu_4270_p3))) begin
        serialTwoCount_V_64 <= tmp_136_fu_4290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_379_fu_4270_p3) & ~(1'b0 == tmp_378_reg_7115))) begin
        serialTwoCount_V_65 <= tmp_137_fu_4302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_380_reg_7119) & (1'b0 == tmp_381_fu_4314_p3))) begin
        serialTwoCount_V_66 <= tmp_138_fu_4322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_380_reg_7119) & ~(1'b0 == tmp_381_fu_4314_p3))) begin
        serialTwoCount_V_67 <= tmp_139_fu_4334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_381_fu_4314_p3) & ~(1'b0 == tmp_380_reg_7119))) begin
        serialTwoCount_V_68 <= tmp_140_fu_4346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_382_reg_7123) & (1'b0 == tmp_383_fu_4358_p3))) begin
        serialTwoCount_V_69 <= tmp_141_fu_4366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_340_reg_7039) & ~(1'b0 == tmp_341_fu_3434_p3))) begin
        serialTwoCount_V_7 <= tmp_79_fu_3454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_382_reg_7123) & ~(1'b0 == tmp_383_fu_4358_p3))) begin
        serialTwoCount_V_70 <= tmp_142_fu_4378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_383_fu_4358_p3) & ~(1'b0 == tmp_382_reg_7123))) begin
        serialTwoCount_V_71 <= tmp_143_fu_4390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_384_reg_7127) & (1'b0 == tmp_385_fu_4402_p3))) begin
        serialTwoCount_V_72 <= tmp_144_fu_4410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_384_reg_7127) & ~(1'b0 == tmp_385_fu_4402_p3))) begin
        serialTwoCount_V_73 <= tmp_145_fu_4422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_385_fu_4402_p3) & ~(1'b0 == tmp_384_reg_7127))) begin
        serialTwoCount_V_74 <= tmp_146_fu_4434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_386_reg_7131) & (1'b0 == tmp_387_fu_4446_p3))) begin
        serialTwoCount_V_75 <= tmp_147_fu_4454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_386_reg_7131) & ~(1'b0 == tmp_387_fu_4446_p3))) begin
        serialTwoCount_V_76 <= tmp_148_fu_4466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_387_fu_4446_p3) & ~(1'b0 == tmp_386_reg_7131))) begin
        serialTwoCount_V_77 <= tmp_149_fu_4478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_388_reg_7135) & (1'b0 == tmp_389_fu_4490_p3))) begin
        serialTwoCount_V_78 <= tmp_150_fu_4498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_388_reg_7135) & ~(1'b0 == tmp_389_fu_4490_p3))) begin
        serialTwoCount_V_79 <= tmp_151_fu_4510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_341_fu_3434_p3) & ~(1'b0 == tmp_340_reg_7039))) begin
        serialTwoCount_V_8 <= tmp_80_fu_3466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_389_fu_4490_p3) & ~(1'b0 == tmp_388_reg_7135))) begin
        serialTwoCount_V_80 <= tmp_152_fu_4522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_390_reg_7139) & (1'b0 == tmp_391_fu_4534_p3))) begin
        serialTwoCount_V_81 <= tmp_153_fu_4542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_390_reg_7139) & ~(1'b0 == tmp_391_fu_4534_p3))) begin
        serialTwoCount_V_82 <= tmp_154_fu_4554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_391_fu_4534_p3) & ~(1'b0 == tmp_390_reg_7139))) begin
        serialTwoCount_V_83 <= tmp_155_fu_4566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_392_reg_7143) & (1'b0 == tmp_393_fu_4578_p3))) begin
        serialTwoCount_V_84 <= tmp_156_fu_4586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_392_reg_7143) & ~(1'b0 == tmp_393_fu_4578_p3))) begin
        serialTwoCount_V_85 <= tmp_157_fu_4598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_393_fu_4578_p3) & ~(1'b0 == tmp_392_reg_7143))) begin
        serialTwoCount_V_86 <= tmp_158_fu_4610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_394_reg_7147) & (1'b0 == tmp_395_fu_4622_p3))) begin
        serialTwoCount_V_87 <= tmp_159_fu_4630_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_394_reg_7147) & ~(1'b0 == tmp_395_fu_4622_p3))) begin
        serialTwoCount_V_88 <= tmp_160_fu_4642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_395_fu_4622_p3) & ~(1'b0 == tmp_394_reg_7147))) begin
        serialTwoCount_V_89 <= tmp_161_fu_4654_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_342_reg_7043) & (1'b0 == tmp_343_fu_3478_p3))) begin
        serialTwoCount_V_9 <= tmp_81_fu_3486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_396_reg_7151) & (1'b0 == tmp_397_fu_4666_p3))) begin
        serialTwoCount_V_90 <= tmp_162_fu_4674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_396_reg_7151) & ~(1'b0 == tmp_397_fu_4666_p3))) begin
        serialTwoCount_V_91 <= tmp_163_fu_4686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_397_fu_4666_p3) & ~(1'b0 == tmp_396_reg_7151))) begin
        serialTwoCount_V_92 <= tmp_164_fu_4698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_398_reg_7155) & (1'b0 == tmp_399_fu_4710_p3))) begin
        serialTwoCount_V_93 <= tmp_165_fu_4718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_398_reg_7155) & ~(1'b0 == tmp_399_fu_4710_p3))) begin
        serialTwoCount_V_94 <= tmp_166_fu_4730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(enableTwoSerial_reg_766 == 1'b0) & (1'b0 == tmp_399_fu_4710_p3) & ~(1'b0 == tmp_398_reg_7155))) begin
        serialTwoCount_V_95 <= tmp_167_fu_4742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_fu_1980_p2 == 1'b0))) begin
        tmp_168_reg_6958 <= tmp_168_fu_2010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_fu_1980_p2 == 1'b0) & ~(tmp_168_fu_2010_p2 == 1'b0))) begin
        tmp_172_reg_6962 <= tmp_172_fu_2026_p2;
        tmp_400_reg_6966 <= tmp_400_fu_2037_p1;
        tmp_403_reg_6970 <= tmp_403_fu_2046_p1;
        tmp_406_reg_6974 <= tmp_406_fu_2055_p1;
        tmp_409_reg_6978 <= tmp_409_fu_2064_p1;
        tmp_412_reg_6982 <= tmp_412_fu_2073_p1;
        tmp_415_reg_6986 <= tmp_415_fu_2082_p1;
        tmp_418_reg_6990 <= tmp_418_fu_2091_p1;
        tmp_421_reg_6994 <= tmp_421_fu_2100_p1;
        tmp_424_reg_6998 <= tmp_424_fu_2109_p1;
        tmp_427_reg_7002 <= tmp_427_fu_2118_p1;
        tmp_430_reg_7006 <= tmp_430_fu_2127_p1;
        tmp_433_reg_7010 <= tmp_433_fu_2136_p1;
        tmp_436_reg_7014 <= tmp_436_fu_2145_p1;
        tmp_439_reg_7018 <= tmp_439_fu_2154_p1;
        tmp_442_reg_7022 <= tmp_442_fu_2163_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_6949 == 1'b0) & ~(tmp_168_reg_6958 == 1'b0))) begin
        tmp_174_reg_7159 <= tmp_174_fu_3199_p2;
        tmp_401_reg_7163 <= tmp_401_fu_3210_p1;
        tmp_404_reg_7167 <= tmp_404_fu_3219_p1;
        tmp_407_reg_7171 <= tmp_407_fu_3228_p1;
        tmp_410_reg_7175 <= tmp_410_fu_3237_p1;
        tmp_413_reg_7179 <= tmp_413_fu_3246_p1;
        tmp_416_reg_7183 <= tmp_416_fu_3255_p1;
        tmp_419_reg_7187 <= tmp_419_fu_3264_p1;
        tmp_422_reg_7191 <= tmp_422_fu_3273_p1;
        tmp_425_reg_7195 <= tmp_425_fu_3282_p1;
        tmp_428_reg_7199 <= tmp_428_fu_3291_p1;
        tmp_431_reg_7203 <= tmp_431_fu_3300_p1;
        tmp_434_reg_7207 <= tmp_434_fu_3309_p1;
        tmp_437_reg_7211 <= tmp_437_fu_3318_p1;
        tmp_440_reg_7215 <= tmp_440_fu_3327_p1;
        tmp_443_reg_7219 <= tmp_443_fu_3336_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond3_reg_6949 == 1'b0))) begin
        tmp_335_reg_7243 <= tmp_335_fu_3346_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond3_reg_6949 == 1'b0) & ~(enableTwoSerial_reg_766 == 1'b0))) begin
        tmp_338_reg_7035 <= r_V_209_reg_756[ap_const_lv32_1];
        tmp_340_reg_7039 <= r_V_209_reg_756[ap_const_lv32_2];
        tmp_342_reg_7043 <= r_V_209_reg_756[ap_const_lv32_3];
        tmp_344_reg_7047 <= r_V_209_reg_756[ap_const_lv32_4];
        tmp_346_reg_7051 <= r_V_209_reg_756[ap_const_lv32_5];
        tmp_348_reg_7055 <= r_V_209_reg_756[ap_const_lv32_6];
        tmp_350_reg_7059 <= r_V_209_reg_756[ap_const_lv32_7];
        tmp_352_reg_7063 <= r_V_209_reg_756[ap_const_lv32_8];
        tmp_354_reg_7067 <= r_V_209_reg_756[ap_const_lv32_9];
        tmp_356_reg_7071 <= r_V_209_reg_756[ap_const_lv32_A];
        tmp_358_reg_7075 <= r_V_209_reg_756[ap_const_lv32_B];
        tmp_360_reg_7079 <= r_V_209_reg_756[ap_const_lv32_C];
        tmp_362_reg_7083 <= r_V_209_reg_756[ap_const_lv32_D];
        tmp_364_reg_7087 <= r_V_209_reg_756[ap_const_lv32_E];
        tmp_366_reg_7091 <= r_V_209_reg_756[ap_const_lv32_F];
        tmp_368_reg_7095 <= r_V_209_reg_756[ap_const_lv32_10];
        tmp_370_reg_7099 <= r_V_209_reg_756[ap_const_lv32_11];
        tmp_372_reg_7103 <= r_V_209_reg_756[ap_const_lv32_12];
        tmp_374_reg_7107 <= r_V_209_reg_756[ap_const_lv32_13];
        tmp_376_reg_7111 <= r_V_209_reg_756[ap_const_lv32_14];
        tmp_378_reg_7115 <= r_V_209_reg_756[ap_const_lv32_15];
        tmp_380_reg_7119 <= r_V_209_reg_756[ap_const_lv32_16];
        tmp_382_reg_7123 <= r_V_209_reg_756[ap_const_lv32_17];
        tmp_384_reg_7127 <= r_V_209_reg_756[ap_const_lv32_18];
        tmp_386_reg_7131 <= r_V_209_reg_756[ap_const_lv32_19];
        tmp_388_reg_7135 <= r_V_209_reg_756[ap_const_lv32_1A];
        tmp_390_reg_7139 <= r_V_209_reg_756[ap_const_lv32_1B];
        tmp_392_reg_7143 <= r_V_209_reg_756[ap_const_lv32_1C];
        tmp_394_reg_7147 <= r_V_209_reg_756[ap_const_lv32_1D];
        tmp_396_reg_7151 <= r_V_209_reg_756[ap_const_lv32_1E];
        tmp_398_reg_7155 <= r_V_209_reg_756[ap_const_lv32_1F];
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & ~(1'b0 == exitcond_fu_6556_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & ~(1'b0 == exitcond_fu_6556_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_381) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_479) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_613) begin
        ap_sig_cseq_ST_st7_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_622) begin
        ap_sig_cseq_ST_st8_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_631) begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        enableTwoSerial_phi_fu_770_p4 = phitmp2_reg_7026;
    end else begin
        enableTwoSerial_phi_fu_770_p4 = enableTwoSerial_reg_766;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_3)) begin
        freqStream_V_ce0 = 1'b1;
    end else begin
        freqStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_3) & (1'b0 == exitcond1_fu_6228_p2))) begin
        freqStream_V_we0 = 1'b1;
    end else begin
        freqStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        i_phi_fu_782_p4 = i_4_reg_6953;
    end else begin
        i_phi_fu_782_p4 = i_reg_778;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond3_reg_6949 == 1'b0))) begin
        r_V_209_phi_fu_759_p4 = agg_result_V_i_fu_3340_p2;
    end else begin
        r_V_209_phi_fu_759_p4 = r_V_209_reg_756;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st9_fsm_5)) begin
        serialThreeStream_V_ce0 = 1'b1;
    end else begin
        serialThreeStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st9_fsm_5) & (1'b0 == exitcond_fu_6556_p2))) begin
        serialThreeStream_V_we0 = 1'b1;
    end else begin
        serialThreeStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_4)) begin
        serialTwoStream_V_ce0 = 1'b1;
    end else begin
        serialTwoStream_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_4) & (1'b0 == exitcond2_fu_6330_p2))) begin
        serialTwoStream_V_we0 = 1'b1;
    end else begin
        serialTwoStream_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond3_reg_6949 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end
        end
        ap_ST_st7_fsm_3 : begin
            if ((1'b0 == exitcond1_fu_6228_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_4;
            end
        end
        ap_ST_st8_fsm_4 : begin
            if ((1'b0 == exitcond2_fu_6330_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        ap_ST_st9_fsm_5 : begin
            if (~(1'b0 == exitcond_fu_6556_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_i_fu_3340_p2 = (ap_const_lv32_3C6EF35F + grp_fu_1995_p2);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_381 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_479 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_613 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_622 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_631 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

assign enableThreeSerial_1_fu_2004_p2 = (enableThreeSerial_fu_698 + ap_const_lv32_1);

assign exitcond1_fu_6228_p2 = ((i1_reg_789 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond2_fu_6330_p2 = ((i2_reg_800 == ap_const_lv7_60) ? 1'b1 : 1'b0);

assign exitcond3_fu_1980_p2 = ((i_phi_fu_782_p4 == n_V_read_reg_6827) ? 1'b1 : 1'b0);

assign exitcond_fu_6556_p2 = ((i3_reg_811 == ap_const_lv7_70) ? 1'b1 : 1'b0);

assign freqStream_V_address0 = tmp_66_fu_6240_p1;

assign freqStream_V_d0 = {{tmp_fu_6249_p34[ap_const_lv32_2B : ap_const_lv32_C]}};

assign grp_fu_1995_p0 = ap_const_lv32_19660D;

assign i_1_fu_6234_p2 = (i1_reg_789 + ap_const_lv6_1);

assign i_2_fu_6336_p2 = (i2_reg_800 + ap_const_lv7_1);

assign i_3_fu_6562_p2 = (i3_reg_811 + ap_const_lv7_1);

assign i_4_fu_1985_p2 = (i_phi_fu_782_p4 + ap_const_lv44_1);

assign phitmp2_fu_2167_p2 = (enableTwoSerial_phi_fu_770_p4 ^ 1'b1);

assign r_V_107_fu_2068_p2 = seed_prev_prev_V_fu_694 >> tmp_169_reg_6872;

assign r_V_109_fu_3241_p2 = r_V_209_reg_756 >> tmp_169_reg_6872;

assign r_V_117_fu_2077_p2 = seed_prev_prev_V_fu_694 >> tmp_170_reg_6879;

assign r_V_119_fu_3250_p2 = r_V_209_reg_756 >> tmp_170_reg_6879;

assign r_V_127_fu_2086_p2 = seed_prev_prev_V_fu_694 >> tmp_175_reg_6886;

assign r_V_131_fu_3259_p2 = r_V_209_reg_756 >> tmp_175_reg_6886;

assign r_V_139_fu_2095_p2 = seed_prev_prev_V_fu_694 >> tmp_176_reg_6893;

assign r_V_141_fu_3268_p2 = r_V_209_reg_756 >> tmp_176_reg_6893;

assign r_V_149_fu_2104_p2 = seed_prev_prev_V_fu_694 >> tmp_179_reg_6900;

assign r_V_151_fu_3277_p2 = r_V_209_reg_756 >> tmp_179_reg_6900;

assign r_V_159_fu_2113_p2 = seed_prev_prev_V_fu_694 >> tmp_180_reg_6907;

assign r_V_163_fu_3286_p2 = r_V_209_reg_756 >> tmp_180_reg_6907;

assign r_V_169_fu_2122_p2 = seed_prev_prev_V_fu_694 >> tmp_181_reg_6914;

assign r_V_16_fu_2182_p1 = r_V_209_reg_756[0:0];

assign r_V_171_fu_3295_p2 = r_V_209_reg_756 >> tmp_181_reg_6914;

assign r_V_177_fu_2131_p2 = seed_prev_prev_V_fu_694 >> tmp_182_reg_6921;

assign r_V_179_fu_3304_p2 = r_V_209_reg_756 >> tmp_182_reg_6921;

assign r_V_17_fu_2202_p3 = r_V_209_reg_756[ap_const_lv32_1];

assign r_V_185_fu_2140_p2 = seed_prev_prev_V_fu_694 >> tmp_183_reg_6928;

assign r_V_187_fu_3313_p2 = r_V_209_reg_756 >> tmp_183_reg_6928;

assign r_V_18_fu_2226_p3 = r_V_209_reg_756[ap_const_lv32_2];

assign r_V_193_fu_2149_p2 = seed_prev_prev_V_fu_694 >> tmp_184_reg_6935;

assign r_V_195_fu_3322_p2 = r_V_209_reg_756 >> tmp_184_reg_6935;

assign r_V_19_fu_2250_p3 = r_V_209_reg_756[ap_const_lv32_3];

assign r_V_201_fu_2158_p2 = seed_prev_prev_V_fu_694 >> tmp_193_reg_6942;

assign r_V_203_fu_3331_p2 = r_V_209_reg_756 >> tmp_193_reg_6942;

assign r_V_20_fu_2274_p3 = r_V_209_reg_756[ap_const_lv32_4];

assign r_V_210_fu_1797_p3 = {{1'b1}, {offset_V}};

assign r_V_211_fu_1809_p3 = {{ap_const_lv2_2}, {offset_V}};

assign r_V_212_fu_1821_p3 = {{ap_const_lv2_3}, {offset_V}};

assign r_V_213_fu_1833_p3 = {{ap_const_lv3_4}, {offset_V}};

assign r_V_214_fu_1845_p3 = {{ap_const_lv3_5}, {offset_V}};

assign r_V_215_fu_1857_p3 = {{ap_const_lv3_6}, {offset_V}};

assign r_V_216_fu_1869_p3 = {{ap_const_lv3_7}, {offset_V}};

assign r_V_217_fu_1881_p3 = {{ap_const_lv4_8}, {offset_V}};

assign r_V_218_fu_1893_p3 = {{ap_const_lv4_9}, {offset_V}};

assign r_V_219_fu_1905_p3 = {{ap_const_lv4_A}, {offset_V}};

assign r_V_21_fu_2298_p3 = r_V_209_reg_756[ap_const_lv32_5];

assign r_V_220_fu_1917_p3 = {{ap_const_lv4_B}, {offset_V}};

assign r_V_221_fu_1929_p3 = {{ap_const_lv4_C}, {offset_V}};

assign r_V_222_fu_1941_p3 = {{ap_const_lv4_D}, {offset_V}};

assign r_V_223_fu_1953_p3 = {{ap_const_lv4_E}, {offset_V}};

assign r_V_224_fu_1965_p3 = {{ap_const_lv4_F}, {offset_V}};

assign r_V_22_fu_2322_p3 = r_V_209_reg_756[ap_const_lv32_6];

assign r_V_23_fu_2346_p3 = r_V_209_reg_756[ap_const_lv32_7];

assign r_V_24_fu_2370_p3 = r_V_209_reg_756[ap_const_lv32_8];

assign r_V_25_fu_2394_p3 = r_V_209_reg_756[ap_const_lv32_9];

assign r_V_26_fu_2418_p3 = r_V_209_reg_756[ap_const_lv32_A];

assign r_V_27_fu_2442_p3 = r_V_209_reg_756[ap_const_lv32_B];

assign r_V_28_fu_2466_p3 = r_V_209_reg_756[ap_const_lv32_C];

assign r_V_29_fu_2490_p3 = r_V_209_reg_756[ap_const_lv32_D];

assign r_V_30_fu_2514_p3 = r_V_209_reg_756[ap_const_lv32_E];

assign r_V_31_fu_2538_p3 = r_V_209_reg_756[ap_const_lv32_F];

assign r_V_32_fu_2562_p3 = r_V_209_reg_756[ap_const_lv32_10];

assign r_V_33_fu_2586_p3 = r_V_209_reg_756[ap_const_lv32_11];

assign r_V_34_fu_2610_p3 = r_V_209_reg_756[ap_const_lv32_12];

assign r_V_35_fu_2634_p3 = r_V_209_reg_756[ap_const_lv32_13];

assign r_V_36_fu_2658_p3 = r_V_209_reg_756[ap_const_lv32_14];

assign r_V_37_fu_2682_p3 = r_V_209_reg_756[ap_const_lv32_15];

assign r_V_38_fu_2706_p3 = r_V_209_reg_756[ap_const_lv32_16];

assign r_V_39_fu_2730_p3 = r_V_209_reg_756[ap_const_lv32_17];

assign r_V_40_fu_2754_p3 = r_V_209_reg_756[ap_const_lv32_18];

assign r_V_41_fu_2778_p3 = r_V_209_reg_756[ap_const_lv32_19];

assign r_V_42_fu_2802_p3 = r_V_209_reg_756[ap_const_lv32_1A];

assign r_V_43_fu_2826_p3 = r_V_209_reg_756[ap_const_lv32_1B];

assign r_V_44_fu_2850_p3 = r_V_209_reg_756[ap_const_lv32_1C];

assign r_V_45_fu_2874_p3 = r_V_209_reg_756[ap_const_lv32_1D];

assign r_V_46_fu_2898_p3 = r_V_209_reg_756[ap_const_lv32_1E];

assign r_V_47_fu_4848_p2 = agg_result_V_i_reg_7223 >> tmp_3_reg_6844;

assign r_V_48_fu_4940_p2 = agg_result_V_i_reg_7223 >> tmp_67_reg_6851;

assign r_V_49_fu_5032_p2 = agg_result_V_i_reg_7223 >> tmp_72_reg_6858;

assign r_V_50_fu_3205_p2 = r_V_209_reg_756 >> tmp_3_reg_6844;

assign r_V_51_fu_5124_p2 = agg_result_V_i_reg_7223 >> tmp_77_reg_6865;

assign r_V_52_fu_5216_p2 = agg_result_V_i_reg_7223 >> tmp_169_reg_6872;

assign r_V_53_fu_5308_p2 = agg_result_V_i_reg_7223 >> tmp_170_reg_6879;

assign r_V_54_fu_5400_p2 = agg_result_V_i_reg_7223 >> tmp_175_reg_6886;

assign r_V_55_fu_5492_p2 = agg_result_V_i_reg_7223 >> tmp_176_reg_6893;

assign r_V_56_fu_5584_p2 = agg_result_V_i_reg_7223 >> tmp_179_reg_6900;

assign r_V_57_fu_5676_p2 = agg_result_V_i_reg_7223 >> tmp_180_reg_6907;

assign r_V_58_fu_5768_p2 = agg_result_V_i_reg_7223 >> tmp_181_reg_6914;

assign r_V_59_fu_5860_p2 = agg_result_V_i_reg_7223 >> tmp_182_reg_6921;

assign r_V_60_fu_5952_p2 = agg_result_V_i_reg_7223 >> tmp_183_reg_6928;

assign r_V_61_fu_6044_p2 = agg_result_V_i_reg_7223 >> tmp_184_reg_6935;

assign r_V_62_fu_6136_p2 = agg_result_V_i_reg_7223 >> tmp_193_reg_6942;

assign r_V_75_fu_2041_p2 = seed_prev_prev_V_fu_694 >> tmp_67_reg_6851;

assign r_V_77_fu_3214_p2 = r_V_209_reg_756 >> tmp_67_reg_6851;

assign r_V_85_fu_2050_p2 = seed_prev_prev_V_fu_694 >> tmp_72_reg_6858;

assign r_V_87_fu_3223_p2 = r_V_209_reg_756 >> tmp_72_reg_6858;

assign r_V_95_fu_2059_p2 = seed_prev_prev_V_fu_694 >> tmp_77_reg_6865;

assign r_V_99_fu_3232_p2 = r_V_209_reg_756 >> tmp_77_reg_6865;

assign r_V_fu_2032_p2 = seed_prev_prev_V_fu_694 >> tmp_3_reg_6844;

assign serialThreeStream_V_address0 = tmp_76_fu_6568_p1;

assign serialThreeStream_V_d0 = {{tmp_196_fu_6573_p114[ap_const_lv32_2A : ap_const_lv32_B]}};

assign serialTwoStream_V_address0 = tmp_71_fu_6342_p1;

assign serialTwoStream_V_d0 = {{tmp_195_fu_6347_p98[ap_const_lv32_2A : ap_const_lv32_B]}};

assign tmp_100_fu_3762_p2 = (serialTwoCount_V_28 + ap_const_lv43_1);

assign tmp_101_fu_3774_p2 = (serialTwoCount_V_29 + ap_const_lv43_1);

assign tmp_102_fu_3794_p2 = (serialTwoCount_V_30 + ap_const_lv43_1);

assign tmp_103_fu_3806_p2 = (serialTwoCount_V_31 + ap_const_lv43_1);

assign tmp_104_fu_3818_p2 = (serialTwoCount_V_32 + ap_const_lv43_1);

assign tmp_105_fu_3838_p2 = (serialTwoCount_V_33 + ap_const_lv43_1);

assign tmp_106_fu_3850_p2 = (serialTwoCount_V_34 + ap_const_lv43_1);

assign tmp_107_fu_3862_p2 = (serialTwoCount_V_35 + ap_const_lv43_1);

assign tmp_108_fu_3882_p2 = (serialTwoCount_V_36 + ap_const_lv43_1);

assign tmp_109_fu_3894_p2 = (serialTwoCount_V_37 + ap_const_lv43_1);

assign tmp_10_fu_2282_p1 = r_V_20_fu_2274_p3;

assign tmp_110_fu_3906_p2 = (serialTwoCount_V_38 + ap_const_lv43_1);

assign tmp_111_fu_3926_p2 = (serialTwoCount_V_39 + ap_const_lv43_1);

assign tmp_112_fu_3938_p2 = (serialTwoCount_V_40 + ap_const_lv43_1);

assign tmp_113_fu_3950_p2 = (serialTwoCount_V_41 + ap_const_lv43_1);

assign tmp_114_fu_3970_p2 = (serialTwoCount_V_42 + ap_const_lv43_1);

assign tmp_115_fu_3982_p2 = (serialTwoCount_V_43 + ap_const_lv43_1);

assign tmp_116_fu_3994_p2 = (serialTwoCount_V_44 + ap_const_lv43_1);

assign tmp_117_fu_4014_p2 = (serialTwoCount_V_45 + ap_const_lv43_1);

assign tmp_118_fu_4026_p2 = (serialTwoCount_V_46 + ap_const_lv43_1);

assign tmp_119_fu_4038_p2 = (serialTwoCount_V_47 + ap_const_lv43_1);

assign tmp_11_fu_2286_p2 = (freqCount_V_4 + tmp_10_fu_2282_p1);

assign tmp_120_fu_4058_p2 = (serialTwoCount_V_48 + ap_const_lv43_1);

assign tmp_121_fu_4070_p2 = (serialTwoCount_V_49 + ap_const_lv43_1);

assign tmp_122_fu_4082_p2 = (serialTwoCount_V_50 + ap_const_lv43_1);

assign tmp_123_fu_4102_p2 = (serialTwoCount_V_51 + ap_const_lv43_1);

assign tmp_124_fu_4114_p2 = (serialTwoCount_V_52 + ap_const_lv43_1);

assign tmp_125_fu_4126_p2 = (serialTwoCount_V_53 + ap_const_lv43_1);

assign tmp_126_fu_4146_p2 = (serialTwoCount_V_54 + ap_const_lv43_1);

assign tmp_127_fu_4158_p2 = (serialTwoCount_V_55 + ap_const_lv43_1);

assign tmp_128_fu_4170_p2 = (serialTwoCount_V_56 + ap_const_lv43_1);

assign tmp_129_fu_4190_p2 = (serialTwoCount_V_57 + ap_const_lv43_1);

assign tmp_12_fu_2306_p1 = r_V_21_fu_2298_p3;

assign tmp_130_fu_4202_p2 = (serialTwoCount_V_58 + ap_const_lv43_1);

assign tmp_131_fu_4214_p2 = (serialTwoCount_V_59 + ap_const_lv43_1);

assign tmp_132_fu_4234_p2 = (serialTwoCount_V_60 + ap_const_lv43_1);

assign tmp_133_fu_4246_p2 = (serialTwoCount_V_61 + ap_const_lv43_1);

assign tmp_134_fu_4258_p2 = (serialTwoCount_V_62 + ap_const_lv43_1);

assign tmp_135_fu_4278_p2 = (serialTwoCount_V_63 + ap_const_lv43_1);

assign tmp_136_fu_4290_p2 = (serialTwoCount_V_64 + ap_const_lv43_1);

assign tmp_137_fu_4302_p2 = (serialTwoCount_V_65 + ap_const_lv43_1);

assign tmp_138_fu_4322_p2 = (serialTwoCount_V_66 + ap_const_lv43_1);

assign tmp_139_fu_4334_p2 = (serialTwoCount_V_67 + ap_const_lv43_1);

assign tmp_13_fu_2310_p2 = (freqCount_V_5 + tmp_12_fu_2306_p1);

assign tmp_140_fu_4346_p2 = (serialTwoCount_V_68 + ap_const_lv43_1);

assign tmp_141_fu_4366_p2 = (serialTwoCount_V_69 + ap_const_lv43_1);

assign tmp_142_fu_4378_p2 = (serialTwoCount_V_70 + ap_const_lv43_1);

assign tmp_143_fu_4390_p2 = (serialTwoCount_V_71 + ap_const_lv43_1);

assign tmp_144_fu_4410_p2 = (serialTwoCount_V_72 + ap_const_lv43_1);

assign tmp_145_fu_4422_p2 = (serialTwoCount_V_73 + ap_const_lv43_1);

assign tmp_146_fu_4434_p2 = (serialTwoCount_V_74 + ap_const_lv43_1);

assign tmp_147_fu_4454_p2 = (serialTwoCount_V_75 + ap_const_lv43_1);

assign tmp_148_fu_4466_p2 = (serialTwoCount_V_76 + ap_const_lv43_1);

assign tmp_149_fu_4478_p2 = (serialTwoCount_V_77 + ap_const_lv43_1);

assign tmp_14_fu_2330_p1 = r_V_22_fu_2322_p3;

assign tmp_150_fu_4498_p2 = (serialTwoCount_V_78 + ap_const_lv43_1);

assign tmp_151_fu_4510_p2 = (serialTwoCount_V_79 + ap_const_lv43_1);

assign tmp_152_fu_4522_p2 = (serialTwoCount_V_80 + ap_const_lv43_1);

assign tmp_153_fu_4542_p2 = (serialTwoCount_V_81 + ap_const_lv43_1);

assign tmp_154_fu_4554_p2 = (serialTwoCount_V_82 + ap_const_lv43_1);

assign tmp_155_fu_4566_p2 = (serialTwoCount_V_83 + ap_const_lv43_1);

assign tmp_156_fu_4586_p2 = (serialTwoCount_V_84 + ap_const_lv43_1);

assign tmp_157_fu_4598_p2 = (serialTwoCount_V_85 + ap_const_lv43_1);

assign tmp_158_fu_4610_p2 = (serialTwoCount_V_86 + ap_const_lv43_1);

assign tmp_159_fu_4630_p2 = (serialTwoCount_V_87 + ap_const_lv43_1);

assign tmp_15_fu_2334_p2 = (freqCount_V_6 + tmp_14_fu_2330_p1);

assign tmp_160_fu_4642_p2 = (serialTwoCount_V_88 + ap_const_lv43_1);

assign tmp_161_fu_4654_p2 = (serialTwoCount_V_89 + ap_const_lv43_1);

assign tmp_162_fu_4674_p2 = (serialTwoCount_V_90 + ap_const_lv43_1);

assign tmp_163_fu_4686_p2 = (serialTwoCount_V_91 + ap_const_lv43_1);

assign tmp_164_fu_4698_p2 = (serialTwoCount_V_92 + ap_const_lv43_1);

assign tmp_165_fu_4718_p2 = (serialTwoCount_V_93 + ap_const_lv43_1);

assign tmp_166_fu_4730_p2 = (serialTwoCount_V_94 + ap_const_lv43_1);

assign tmp_167_fu_4742_p2 = (serialTwoCount_V_95 + ap_const_lv43_1);

assign tmp_168_fu_2010_p2 = ((enableThreeSerial_1_fu_2004_p2 == ap_const_lv32_3) ? 1'b1 : 1'b0);

assign tmp_169_cast_fu_1787_p1 = offset_V;

assign tmp_169_fu_1853_p1 = r_V_214_fu_1845_p3;

assign tmp_16_fu_2354_p1 = r_V_23_fu_2346_p3;

assign tmp_170_fu_1865_p1 = r_V_215_fu_1857_p3;

assign tmp_171_fu_2021_p2 = (tmp_2_reg_6837 & tmp_205_fu_1991_p1);

assign tmp_172_fu_2026_p2 = ((tmp_171_fu_2021_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_173_fu_3194_p2 = (tmp_2_reg_6837 & tmp_194_fu_2178_p1);

assign tmp_174_fu_3199_p2 = ((tmp_173_fu_3194_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_175_fu_1877_p1 = r_V_216_fu_1869_p3;

assign tmp_176_fu_1889_p1 = r_V_217_fu_1881_p3;

assign tmp_177_fu_4754_p2 = (tmp_2_reg_6837 & tmp_335_reg_7243);

assign tmp_178_fu_4758_p2 = ((tmp_177_fu_4754_p2 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_179_fu_1901_p1 = r_V_218_fu_1893_p3;

assign tmp_17_fu_2358_p2 = (freqCount_V_7 + tmp_16_fu_2354_p1);

assign tmp_180_fu_1913_p1 = r_V_219_fu_1905_p3;

assign tmp_181_fu_1925_p1 = r_V_220_fu_1917_p3;

assign tmp_182_fu_1937_p1 = r_V_221_fu_1929_p3;

assign tmp_183_fu_1949_p1 = r_V_222_fu_1941_p3;

assign tmp_184_fu_1961_p1 = r_V_223_fu_1953_p3;

assign tmp_185_fu_4836_p2 = (serialThreeCount_V_0 + ap_const_lv43_1);

assign tmp_186_fu_4824_p2 = (serialThreeCount_V_1 + ap_const_lv43_1);

assign tmp_187_fu_4812_p2 = (serialThreeCount_V_2 + ap_const_lv43_1);

assign tmp_188_fu_4800_p2 = (serialThreeCount_V_3 + ap_const_lv43_1);

assign tmp_189_fu_4788_p2 = (serialThreeCount_V_4 + ap_const_lv43_1);

assign tmp_18_fu_2378_p1 = r_V_24_fu_2370_p3;

assign tmp_190_fu_4776_p2 = (serialThreeCount_V_5 + ap_const_lv43_1);

assign tmp_191_fu_4764_p2 = (serialThreeCount_V_6 + ap_const_lv43_1);

assign tmp_193_fu_1973_p1 = r_V_224_fu_1965_p3;

assign tmp_194_fu_2178_p1 = r_V_209_reg_756[1:0];

assign tmp_197_fu_4928_p2 = (serialThreeCount_V_13 + ap_const_lv43_1);

assign tmp_198_fu_4916_p2 = (serialThreeCount_V_12 + ap_const_lv43_1);

assign tmp_199_fu_4904_p2 = (serialThreeCount_V_11 + ap_const_lv43_1);

assign tmp_19_fu_2382_p2 = (freqCount_V_8 + tmp_18_fu_2378_p1);

assign tmp_1_fu_2214_p2 = (freqCount_V_1 + tmp_s_fu_2210_p1);

assign tmp_200_fu_4892_p2 = (serialThreeCount_V_10 + ap_const_lv43_1);

assign tmp_201_fu_4880_p2 = (serialThreeCount_V_9 + ap_const_lv43_1);

assign tmp_202_fu_4868_p2 = (serialThreeCount_V_8 + ap_const_lv43_1);

assign tmp_203_fu_4856_p2 = (serialThreeCount_V_7 + ap_const_lv43_1);

assign tmp_204_fu_5020_p2 = (serialThreeCount_V_20 + ap_const_lv43_1);

assign tmp_205_fu_1991_p1 = seed_prev_prev_V_fu_694[1:0];

assign tmp_206_fu_5008_p2 = (serialThreeCount_V_19 + ap_const_lv43_1);

assign tmp_207_fu_4996_p2 = (serialThreeCount_V_18 + ap_const_lv43_1);

assign tmp_208_fu_4984_p2 = (serialThreeCount_V_17 + ap_const_lv43_1);

assign tmp_209_fu_4972_p2 = (serialThreeCount_V_16 + ap_const_lv43_1);

assign tmp_20_fu_2402_p1 = r_V_25_fu_2394_p3;

assign tmp_210_fu_4960_p2 = (serialThreeCount_V_15 + ap_const_lv43_1);

assign tmp_211_fu_4948_p2 = (serialThreeCount_V_14 + ap_const_lv43_1);

assign tmp_212_fu_5112_p2 = (serialThreeCount_V_27 + ap_const_lv43_1);

assign tmp_213_fu_5100_p2 = (serialThreeCount_V_26 + ap_const_lv43_1);

assign tmp_214_fu_5088_p2 = (serialThreeCount_V_25 + ap_const_lv43_1);

assign tmp_215_fu_5076_p2 = (serialThreeCount_V_24 + ap_const_lv43_1);

assign tmp_216_fu_5064_p2 = (serialThreeCount_V_23 + ap_const_lv43_1);

assign tmp_217_fu_5052_p2 = (serialThreeCount_V_22 + ap_const_lv43_1);

assign tmp_218_fu_5040_p2 = (serialThreeCount_V_21 + ap_const_lv43_1);

assign tmp_219_fu_5204_p2 = (serialThreeCount_V_34 + ap_const_lv43_1);

assign tmp_21_fu_2406_p2 = (freqCount_V_9 + tmp_20_fu_2402_p1);

assign tmp_220_fu_5192_p2 = (serialThreeCount_V_33 + ap_const_lv43_1);

assign tmp_221_fu_5180_p2 = (serialThreeCount_V_32 + ap_const_lv43_1);

assign tmp_222_fu_5168_p2 = (serialThreeCount_V_31 + ap_const_lv43_1);

assign tmp_223_fu_5156_p2 = (serialThreeCount_V_30 + ap_const_lv43_1);

assign tmp_224_fu_5144_p2 = (serialThreeCount_V_29 + ap_const_lv43_1);

assign tmp_225_fu_5132_p2 = (serialThreeCount_V_28 + ap_const_lv43_1);

assign tmp_226_fu_5296_p2 = (serialThreeCount_V_41 + ap_const_lv43_1);

assign tmp_227_fu_5284_p2 = (serialThreeCount_V_40 + ap_const_lv43_1);

assign tmp_228_fu_5272_p2 = (serialThreeCount_V_39 + ap_const_lv43_1);

assign tmp_229_fu_5260_p2 = (serialThreeCount_V_38 + ap_const_lv43_1);

assign tmp_22_fu_2426_p1 = r_V_26_fu_2418_p3;

assign tmp_230_fu_5248_p2 = (serialThreeCount_V_37 + ap_const_lv43_1);

assign tmp_231_fu_5236_p2 = (serialThreeCount_V_36 + ap_const_lv43_1);

assign tmp_232_fu_5224_p2 = (serialThreeCount_V_35 + ap_const_lv43_1);

assign tmp_233_fu_5388_p2 = (serialThreeCount_V_48 + ap_const_lv43_1);

assign tmp_234_fu_5376_p2 = (serialThreeCount_V_47 + ap_const_lv43_1);

assign tmp_235_fu_5364_p2 = (serialThreeCount_V_46 + ap_const_lv43_1);

assign tmp_236_fu_5352_p2 = (serialThreeCount_V_45 + ap_const_lv43_1);

assign tmp_237_fu_5340_p2 = (serialThreeCount_V_44 + ap_const_lv43_1);

assign tmp_238_fu_5328_p2 = (serialThreeCount_V_43 + ap_const_lv43_1);

assign tmp_239_fu_5316_p2 = (serialThreeCount_V_42 + ap_const_lv43_1);

assign tmp_23_fu_2430_p2 = (freqCount_V_10 + tmp_22_fu_2426_p1);

assign tmp_240_fu_5480_p2 = (serialThreeCount_V_55 + ap_const_lv43_1);

assign tmp_241_fu_5468_p2 = (serialThreeCount_V_54 + ap_const_lv43_1);

assign tmp_242_fu_5456_p2 = (serialThreeCount_V_53 + ap_const_lv43_1);

assign tmp_243_fu_5444_p2 = (serialThreeCount_V_52 + ap_const_lv43_1);

assign tmp_244_fu_5432_p2 = (serialThreeCount_V_51 + ap_const_lv43_1);

assign tmp_245_fu_5420_p2 = (serialThreeCount_V_50 + ap_const_lv43_1);

assign tmp_246_fu_5408_p2 = (serialThreeCount_V_49 + ap_const_lv43_1);

assign tmp_247_fu_5572_p2 = (serialThreeCount_V_62 + ap_const_lv43_1);

assign tmp_248_fu_5560_p2 = (serialThreeCount_V_61 + ap_const_lv43_1);

assign tmp_249_fu_5548_p2 = (serialThreeCount_V_60 + ap_const_lv43_1);

assign tmp_24_fu_2450_p1 = r_V_27_fu_2442_p3;

assign tmp_250_fu_5536_p2 = (serialThreeCount_V_59 + ap_const_lv43_1);

assign tmp_251_fu_5524_p2 = (serialThreeCount_V_58 + ap_const_lv43_1);

assign tmp_252_fu_5512_p2 = (serialThreeCount_V_57 + ap_const_lv43_1);

assign tmp_253_fu_5500_p2 = (serialThreeCount_V_56 + ap_const_lv43_1);

assign tmp_254_fu_5664_p2 = (serialThreeCount_V_69 + ap_const_lv43_1);

assign tmp_255_fu_5652_p2 = (serialThreeCount_V_68 + ap_const_lv43_1);

assign tmp_256_fu_5640_p2 = (serialThreeCount_V_67 + ap_const_lv43_1);

assign tmp_257_fu_5628_p2 = (serialThreeCount_V_66 + ap_const_lv43_1);

assign tmp_258_fu_5616_p2 = (serialThreeCount_V_65 + ap_const_lv43_1);

assign tmp_259_fu_5604_p2 = (serialThreeCount_V_64 + ap_const_lv43_1);

assign tmp_25_fu_2454_p2 = (freqCount_V_11 + tmp_24_fu_2450_p1);

assign tmp_260_fu_5592_p2 = (serialThreeCount_V_63 + ap_const_lv43_1);

assign tmp_261_fu_5756_p2 = (serialThreeCount_V_76 + ap_const_lv43_1);

assign tmp_262_fu_5744_p2 = (serialThreeCount_V_75 + ap_const_lv43_1);

assign tmp_263_fu_5732_p2 = (serialThreeCount_V_74 + ap_const_lv43_1);

assign tmp_264_fu_5720_p2 = (serialThreeCount_V_73 + ap_const_lv43_1);

assign tmp_265_fu_5708_p2 = (serialThreeCount_V_72 + ap_const_lv43_1);

assign tmp_266_fu_5696_p2 = (serialThreeCount_V_71 + ap_const_lv43_1);

assign tmp_267_fu_5684_p2 = (serialThreeCount_V_70 + ap_const_lv43_1);

assign tmp_268_fu_5848_p2 = (serialThreeCount_V_83 + ap_const_lv43_1);

assign tmp_269_fu_5836_p2 = (serialThreeCount_V_82 + ap_const_lv43_1);

assign tmp_26_fu_2474_p1 = r_V_28_fu_2466_p3;

assign tmp_270_fu_5824_p2 = (serialThreeCount_V_81 + ap_const_lv43_1);

assign tmp_271_fu_5812_p2 = (serialThreeCount_V_80 + ap_const_lv43_1);

assign tmp_272_fu_5800_p2 = (serialThreeCount_V_79 + ap_const_lv43_1);

assign tmp_273_fu_5788_p2 = (serialThreeCount_V_78 + ap_const_lv43_1);

assign tmp_274_fu_5776_p2 = (serialThreeCount_V_77 + ap_const_lv43_1);

assign tmp_275_fu_5940_p2 = (serialThreeCount_V_90 + ap_const_lv43_1);

assign tmp_276_fu_5928_p2 = (serialThreeCount_V_89 + ap_const_lv43_1);

assign tmp_277_fu_5916_p2 = (serialThreeCount_V_88 + ap_const_lv43_1);

assign tmp_278_fu_5904_p2 = (serialThreeCount_V_87 + ap_const_lv43_1);

assign tmp_279_fu_5892_p2 = (serialThreeCount_V_86 + ap_const_lv43_1);

assign tmp_27_fu_2478_p2 = (freqCount_V_12 + tmp_26_fu_2474_p1);

assign tmp_280_fu_5880_p2 = (serialThreeCount_V_85 + ap_const_lv43_1);

assign tmp_281_fu_5868_p2 = (serialThreeCount_V_84 + ap_const_lv43_1);

assign tmp_282_fu_6032_p2 = (serialThreeCount_V_97 + ap_const_lv43_1);

assign tmp_283_fu_6020_p2 = (serialThreeCount_V_96 + ap_const_lv43_1);

assign tmp_284_fu_6008_p2 = (serialThreeCount_V_95 + ap_const_lv43_1);

assign tmp_285_fu_5996_p2 = (serialThreeCount_V_94 + ap_const_lv43_1);

assign tmp_286_fu_5984_p2 = (serialThreeCount_V_93 + ap_const_lv43_1);

assign tmp_287_fu_5972_p2 = (serialThreeCount_V_92 + ap_const_lv43_1);

assign tmp_288_fu_5960_p2 = (serialThreeCount_V_91 + ap_const_lv43_1);

assign tmp_289_fu_6124_p2 = (serialThreeCount_V_104 + ap_const_lv43_1);

assign tmp_28_fu_2498_p1 = r_V_29_fu_2490_p3;

assign tmp_290_fu_6112_p2 = (serialThreeCount_V_103 + ap_const_lv43_1);

assign tmp_291_fu_6100_p2 = (serialThreeCount_V_102 + ap_const_lv43_1);

assign tmp_292_fu_6088_p2 = (serialThreeCount_V_101 + ap_const_lv43_1);

assign tmp_293_fu_6076_p2 = (serialThreeCount_V_100 + ap_const_lv43_1);

assign tmp_294_fu_6064_p2 = (serialThreeCount_V_99 + ap_const_lv43_1);

assign tmp_295_fu_6052_p2 = (serialThreeCount_V_98 + ap_const_lv43_1);

assign tmp_296_fu_6216_p2 = (serialThreeCount_V_111 + ap_const_lv43_1);

assign tmp_297_fu_6204_p2 = (serialThreeCount_V_110 + ap_const_lv43_1);

assign tmp_298_fu_6192_p2 = (serialThreeCount_V_109 + ap_const_lv43_1);

assign tmp_299_fu_6180_p2 = (serialThreeCount_V_108 + ap_const_lv43_1);

assign tmp_29_fu_2502_p2 = (freqCount_V_13 + tmp_28_fu_2498_p1);

assign tmp_2_fu_1791_p2 = ap_const_lv2_1 << tmp_169_cast_fu_1787_p1;

assign tmp_300_fu_6168_p2 = (serialThreeCount_V_107 + ap_const_lv43_1);

assign tmp_301_fu_6156_p2 = (serialThreeCount_V_106 + ap_const_lv43_1);

assign tmp_302_fu_6144_p2 = (serialThreeCount_V_105 + ap_const_lv43_1);

assign tmp_30_fu_2522_p1 = r_V_30_fu_2514_p3;

assign tmp_31_fu_2526_p2 = (freqCount_V_14 + tmp_30_fu_2522_p1);

assign tmp_32_fu_2546_p1 = r_V_31_fu_2538_p3;

assign tmp_334_fu_2922_p3 = r_V_209_reg_756[ap_const_lv32_1F];

assign tmp_335_fu_3346_p1 = agg_result_V_i_fu_3340_p2[1:0];

assign tmp_336_fu_3350_p1 = agg_result_V_i_fu_3340_p2[0:0];

assign tmp_339_fu_3390_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1];

assign tmp_33_fu_2550_p2 = (freqCount_V_15 + tmp_32_fu_2546_p1);

assign tmp_341_fu_3434_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_2];

assign tmp_343_fu_3478_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_3];

assign tmp_345_fu_3522_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_4];

assign tmp_347_fu_3566_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_5];

assign tmp_349_fu_3610_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_6];

assign tmp_34_fu_2570_p1 = r_V_32_fu_2562_p3;

assign tmp_351_fu_3654_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_7];

assign tmp_353_fu_3698_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_8];

assign tmp_355_fu_3742_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_9];

assign tmp_357_fu_3786_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_A];

assign tmp_359_fu_3830_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_B];

assign tmp_35_fu_2574_p2 = (freqCount_V_16 + tmp_34_fu_2570_p1);

assign tmp_361_fu_3874_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_C];

assign tmp_363_fu_3918_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_D];

assign tmp_365_fu_3962_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_E];

assign tmp_367_fu_4006_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_F];

assign tmp_369_fu_4050_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_10];

assign tmp_36_fu_2594_p1 = r_V_33_fu_2586_p3;

assign tmp_371_fu_4094_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_11];

assign tmp_373_fu_4138_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_12];

assign tmp_375_fu_4182_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_13];

assign tmp_377_fu_4226_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_14];

assign tmp_379_fu_4270_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_15];

assign tmp_37_fu_2598_p2 = (freqCount_V_17 + tmp_36_fu_2594_p1);

assign tmp_381_fu_4314_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_16];

assign tmp_383_fu_4358_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_17];

assign tmp_385_fu_4402_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_18];

assign tmp_387_fu_4446_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_19];

assign tmp_389_fu_4490_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1A];

assign tmp_38_fu_2618_p1 = r_V_34_fu_2610_p3;

assign tmp_391_fu_4534_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1B];

assign tmp_393_fu_4578_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1C];

assign tmp_395_fu_4622_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1D];

assign tmp_397_fu_4666_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1E];

assign tmp_399_fu_4710_p3 = agg_result_V_i_fu_3340_p2[ap_const_lv32_1F];

assign tmp_39_fu_2622_p2 = (freqCount_V_18 + tmp_38_fu_2618_p1);

assign tmp_3_fu_1805_p1 = r_V_210_fu_1797_p3;

assign tmp_400_fu_2037_p1 = r_V_fu_2032_p2[0:0];

assign tmp_401_fu_3210_p1 = r_V_50_fu_3205_p2[0:0];

assign tmp_402_fu_4852_p1 = r_V_47_fu_4848_p2[0:0];

assign tmp_403_fu_2046_p1 = r_V_75_fu_2041_p2[0:0];

assign tmp_404_fu_3219_p1 = r_V_77_fu_3214_p2[0:0];

assign tmp_405_fu_4944_p1 = r_V_48_fu_4940_p2[0:0];

assign tmp_406_fu_2055_p1 = r_V_85_fu_2050_p2[0:0];

assign tmp_407_fu_3228_p1 = r_V_87_fu_3223_p2[0:0];

assign tmp_408_fu_5036_p1 = r_V_49_fu_5032_p2[0:0];

assign tmp_409_fu_2064_p1 = r_V_95_fu_2059_p2[0:0];

assign tmp_40_fu_2642_p1 = r_V_35_fu_2634_p3;

assign tmp_410_fu_3237_p1 = r_V_99_fu_3232_p2[0:0];

assign tmp_411_fu_5128_p1 = r_V_51_fu_5124_p2[0:0];

assign tmp_412_fu_2073_p1 = r_V_107_fu_2068_p2[0:0];

assign tmp_413_fu_3246_p1 = r_V_109_fu_3241_p2[0:0];

assign tmp_414_fu_5220_p1 = r_V_52_fu_5216_p2[0:0];

assign tmp_415_fu_2082_p1 = r_V_117_fu_2077_p2[0:0];

assign tmp_416_fu_3255_p1 = r_V_119_fu_3250_p2[0:0];

assign tmp_417_fu_5312_p1 = r_V_53_fu_5308_p2[0:0];

assign tmp_418_fu_2091_p1 = r_V_127_fu_2086_p2[0:0];

assign tmp_419_fu_3264_p1 = r_V_131_fu_3259_p2[0:0];

assign tmp_41_fu_2646_p2 = (freqCount_V_19 + tmp_40_fu_2642_p1);

assign tmp_420_fu_5404_p1 = r_V_54_fu_5400_p2[0:0];

assign tmp_421_fu_2100_p1 = r_V_139_fu_2095_p2[0:0];

assign tmp_422_fu_3273_p1 = r_V_141_fu_3268_p2[0:0];

assign tmp_423_fu_5496_p1 = r_V_55_fu_5492_p2[0:0];

assign tmp_424_fu_2109_p1 = r_V_149_fu_2104_p2[0:0];

assign tmp_425_fu_3282_p1 = r_V_151_fu_3277_p2[0:0];

assign tmp_426_fu_5588_p1 = r_V_56_fu_5584_p2[0:0];

assign tmp_427_fu_2118_p1 = r_V_159_fu_2113_p2[0:0];

assign tmp_428_fu_3291_p1 = r_V_163_fu_3286_p2[0:0];

assign tmp_429_fu_5680_p1 = r_V_57_fu_5676_p2[0:0];

assign tmp_42_fu_2666_p1 = r_V_36_fu_2658_p3;

assign tmp_430_fu_2127_p1 = r_V_169_fu_2122_p2[0:0];

assign tmp_431_fu_3300_p1 = r_V_171_fu_3295_p2[0:0];

assign tmp_432_fu_5772_p1 = r_V_58_fu_5768_p2[0:0];

assign tmp_433_fu_2136_p1 = r_V_177_fu_2131_p2[0:0];

assign tmp_434_fu_3309_p1 = r_V_179_fu_3304_p2[0:0];

assign tmp_435_fu_5864_p1 = r_V_59_fu_5860_p2[0:0];

assign tmp_436_fu_2145_p1 = r_V_185_fu_2140_p2[0:0];

assign tmp_437_fu_3318_p1 = r_V_187_fu_3313_p2[0:0];

assign tmp_438_fu_5956_p1 = r_V_60_fu_5952_p2[0:0];

assign tmp_439_fu_2154_p1 = r_V_193_fu_2149_p2[0:0];

assign tmp_43_fu_2670_p2 = (freqCount_V_20 + tmp_42_fu_2666_p1);

assign tmp_440_fu_3327_p1 = r_V_195_fu_3322_p2[0:0];

assign tmp_441_fu_6048_p1 = r_V_61_fu_6044_p2[0:0];

assign tmp_442_fu_2163_p1 = r_V_201_fu_2158_p2[0:0];

assign tmp_443_fu_3336_p1 = r_V_203_fu_3331_p2[0:0];

assign tmp_444_fu_6140_p1 = r_V_62_fu_6136_p2[0:0];

assign tmp_44_fu_2690_p1 = r_V_37_fu_2682_p3;

assign tmp_45_fu_2694_p2 = (freqCount_V_21 + tmp_44_fu_2690_p1);

assign tmp_46_fu_2714_p1 = r_V_38_fu_2706_p3;

assign tmp_47_fu_2718_p2 = (freqCount_V_22 + tmp_46_fu_2714_p1);

assign tmp_48_fu_2738_p1 = r_V_39_fu_2730_p3;

assign tmp_49_fu_2742_p2 = (freqCount_V_23 + tmp_48_fu_2738_p1);

assign tmp_4_fu_2234_p1 = r_V_18_fu_2226_p3;

assign tmp_50_fu_2762_p1 = r_V_40_fu_2754_p3;

assign tmp_51_fu_2766_p2 = (freqCount_V_24 + tmp_50_fu_2762_p1);

assign tmp_52_fu_2786_p1 = r_V_41_fu_2778_p3;

assign tmp_53_fu_2790_p2 = (freqCount_V_25 + tmp_52_fu_2786_p1);

assign tmp_54_fu_2810_p1 = r_V_42_fu_2802_p3;

assign tmp_55_fu_2814_p2 = (freqCount_V_26 + tmp_54_fu_2810_p1);

assign tmp_56_fu_2834_p1 = r_V_43_fu_2826_p3;

assign tmp_57_fu_2838_p2 = (freqCount_V_27 + tmp_56_fu_2834_p1);

assign tmp_58_fu_2858_p1 = r_V_44_fu_2850_p3;

assign tmp_59_fu_2862_p2 = (freqCount_V_28 + tmp_58_fu_2858_p1);

assign tmp_5_fu_2238_p2 = (freqCount_V_2 + tmp_4_fu_2234_p1);

assign tmp_60_fu_2882_p1 = r_V_45_fu_2874_p3;

assign tmp_61_fu_2886_p2 = (freqCount_V_29 + tmp_60_fu_2882_p1);

assign tmp_62_fu_2906_p1 = r_V_46_fu_2898_p3;

assign tmp_63_fu_2910_p2 = (freqCount_V_30 + tmp_62_fu_2906_p1);

assign tmp_64_fu_2930_p1 = tmp_334_fu_2922_p3;

assign tmp_65_fu_2934_p2 = (freqCount_V_31 + tmp_64_fu_2930_p1);

assign tmp_66_fu_6240_p1 = i1_reg_789;

assign tmp_67_fu_1817_p1 = r_V_211_fu_1809_p3;

assign tmp_68_fu_3354_p2 = (serialTwoCount_V_0 + ap_const_lv43_1);

assign tmp_69_fu_3366_p2 = (serialTwoCount_V_1 + ap_const_lv43_1);

assign tmp_6_fu_2186_p1 = r_V_16_fu_2182_p1;

assign tmp_70_fu_3378_p2 = (serialTwoCount_V_2 + ap_const_lv43_1);

assign tmp_71_fu_6342_p1 = i2_reg_800;

assign tmp_72_fu_1829_p1 = r_V_212_fu_1821_p3;

assign tmp_73_fu_3398_p2 = (serialTwoCount_V_3 + ap_const_lv43_1);

assign tmp_74_fu_3410_p2 = (serialTwoCount_V_4 + ap_const_lv43_1);

assign tmp_75_fu_3422_p2 = (serialTwoCount_V_5 + ap_const_lv43_1);

assign tmp_76_fu_6568_p1 = i3_reg_811;

assign tmp_77_fu_1841_p1 = r_V_213_fu_1833_p3;

assign tmp_78_fu_3442_p2 = (serialTwoCount_V_6 + ap_const_lv43_1);

assign tmp_79_fu_3454_p2 = (serialTwoCount_V_7 + ap_const_lv43_1);

assign tmp_7_fu_2190_p2 = (freqCount_V_0 + tmp_6_fu_2186_p1);

assign tmp_80_fu_3466_p2 = (serialTwoCount_V_8 + ap_const_lv43_1);

assign tmp_81_fu_3486_p2 = (serialTwoCount_V_9 + ap_const_lv43_1);

assign tmp_82_fu_3498_p2 = (serialTwoCount_V_10 + ap_const_lv43_1);

assign tmp_83_fu_3510_p2 = (serialTwoCount_V_11 + ap_const_lv43_1);

assign tmp_84_fu_3530_p2 = (serialTwoCount_V_12 + ap_const_lv43_1);

assign tmp_85_fu_3542_p2 = (serialTwoCount_V_13 + ap_const_lv43_1);

assign tmp_86_fu_3554_p2 = (serialTwoCount_V_14 + ap_const_lv43_1);

assign tmp_87_fu_3574_p2 = (serialTwoCount_V_15 + ap_const_lv43_1);

assign tmp_88_fu_3586_p2 = (serialTwoCount_V_16 + ap_const_lv43_1);

assign tmp_89_fu_3598_p2 = (serialTwoCount_V_17 + ap_const_lv43_1);

assign tmp_8_fu_2258_p1 = r_V_19_fu_2250_p3;

assign tmp_90_fu_3618_p2 = (serialTwoCount_V_18 + ap_const_lv43_1);

assign tmp_91_fu_3630_p2 = (serialTwoCount_V_19 + ap_const_lv43_1);

assign tmp_92_fu_3642_p2 = (serialTwoCount_V_20 + ap_const_lv43_1);

assign tmp_93_fu_3662_p2 = (serialTwoCount_V_21 + ap_const_lv43_1);

assign tmp_94_fu_3674_p2 = (serialTwoCount_V_22 + ap_const_lv43_1);

assign tmp_95_fu_3686_p2 = (serialTwoCount_V_23 + ap_const_lv43_1);

assign tmp_96_fu_3706_p2 = (serialTwoCount_V_24 + ap_const_lv43_1);

assign tmp_97_fu_3718_p2 = (serialTwoCount_V_25 + ap_const_lv43_1);

assign tmp_98_fu_3730_p2 = (serialTwoCount_V_26 + ap_const_lv43_1);

assign tmp_99_fu_3750_p2 = (serialTwoCount_V_27 + ap_const_lv43_1);

assign tmp_9_fu_2262_p2 = (freqCount_V_3 + tmp_8_fu_2258_p1);

assign tmp_fu_6249_p33 = i1_reg_789[4:0];

assign tmp_s_fu_2210_p1 = r_V_17_fu_2202_p3;

always @ (posedge ap_clk) begin
    tmp_3_reg_6844[31:1] <= 31'b0000000000000000000000000000001;
    tmp_67_reg_6851[31:1] <= 31'b0000000000000000000000000000010;
    tmp_72_reg_6858[31:1] <= 31'b0000000000000000000000000000011;
    tmp_77_reg_6865[31:1] <= 31'b0000000000000000000000000000100;
    tmp_169_reg_6872[31:1] <= 31'b0000000000000000000000000000101;
    tmp_170_reg_6879[31:1] <= 31'b0000000000000000000000000000110;
    tmp_175_reg_6886[31:1] <= 31'b0000000000000000000000000000111;
    tmp_176_reg_6893[31:1] <= 31'b0000000000000000000000000001000;
    tmp_179_reg_6900[31:1] <= 31'b0000000000000000000000000001001;
    tmp_180_reg_6907[31:1] <= 31'b0000000000000000000000000001010;
    tmp_181_reg_6914[31:1] <= 31'b0000000000000000000000000001011;
    tmp_182_reg_6921[31:1] <= 31'b0000000000000000000000000001100;
    tmp_183_reg_6928[31:1] <= 31'b0000000000000000000000000001101;
    tmp_184_reg_6935[31:1] <= 31'b0000000000000000000000000001110;
    tmp_193_reg_6942[31:1] <= 31'b0000000000000000000000000001111;
end

endmodule //freq_serial
