INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Fall2018/ECE2700/sevenSeg/sevenSeg.srcs/sources_1/new/boolSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Fall2018/ECE2700/sevenSeg/sevenSeg.srcs/sources_1/new/sevenSegTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Fall2018/ECE2700/sevenSeg/sevenSeg.srcs/sim_1/new/sevSegTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevSegTest
