Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 16:17:00 2025
| Host         : dorn_laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file project_top_methodology_drc_routed.rpt -pb project_top_methodology_drc_routed.pb -rpx project_top_methodology_drc_routed.rpx
| Design       : project_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1066
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check                  | 396        |
| LUTAR-1   | Warning  | LUT drives async reset alert               | 1          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 2          |
| SYNTH-9   | Warning  | Small multiplier                           | 7          |
| SYNTH-13  | Warning  | combinational multiplier                   | 41         |
| TIMING-16 | Warning  | Large setup violation                      | 222        |
| TIMING-17 | Warning  | Non-clocked sequential cell                | 332        |
| TIMING-18 | Warning  | Missing input or output delay              | 65         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return2 input pin f1/graph_display/calc_poly0_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly0_return3 input pin f1/graph_display/calc_poly0_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return2 input pin f1/graph_display/calc_poly10_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly10_return3 input pin f1/graph_display/calc_poly10_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return2 input pin f1/graph_display/calc_poly1_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly1_return3 input pin f1/graph_display/calc_poly1_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return2 input pin f1/graph_display/calc_poly2_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#127 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#128 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#129 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#130 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#131 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#132 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#133 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#134 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#135 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#136 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#137 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#138 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#139 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#140 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#141 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#142 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#143 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#144 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly2_return3 input pin f1/graph_display/calc_poly2_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#145 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#146 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#147 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#148 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#149 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#150 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#151 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#152 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#153 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#154 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#155 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#156 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#157 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#158 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#159 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#160 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#161 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#162 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return2 input pin f1/graph_display/calc_poly3_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#163 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#164 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#165 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#166 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#167 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#168 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#169 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#170 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#171 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#172 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#173 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#174 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#175 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#176 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#177 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#178 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#179 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#180 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly3_return3 input pin f1/graph_display/calc_poly3_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#181 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#182 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#183 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#184 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#185 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#186 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#187 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#188 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#189 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#190 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#191 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#192 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#193 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#194 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#195 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#196 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#197 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#198 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return2 input pin f1/graph_display/calc_poly4_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#199 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#200 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#201 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#202 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#203 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#204 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#205 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#206 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#207 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#208 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#209 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#210 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#211 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#212 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#213 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#214 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#215 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#216 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly4_return3 input pin f1/graph_display/calc_poly4_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#217 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#218 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#219 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#220 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#221 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#222 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#223 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#224 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#225 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#226 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#227 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#228 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#229 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#230 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#231 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#232 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#233 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#234 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return2 input pin f1/graph_display/calc_poly5_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#235 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#236 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#237 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#238 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#239 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#240 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#241 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#242 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#243 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#244 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#245 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#246 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#247 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#248 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#249 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#250 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#251 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#252 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly5_return3 input pin f1/graph_display/calc_poly5_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#253 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#254 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#255 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#256 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#257 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#258 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#259 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#260 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#261 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#262 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#263 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#264 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#265 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#266 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#267 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#268 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#269 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#270 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly6_return2 input pin f1/graph_display/calc_poly6_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#271 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#272 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#273 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#274 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#275 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#276 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#277 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#278 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#279 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#280 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#281 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#282 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#283 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#284 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#285 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#286 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#287 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#288 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return2 input pin f1/graph_display/calc_poly7_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#289 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#290 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#291 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#292 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#293 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#294 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#295 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#296 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#297 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#298 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#299 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#300 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#301 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#302 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#303 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#304 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#305 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#306 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly7_return3 input pin f1/graph_display/calc_poly7_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#307 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#308 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#309 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#310 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#311 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#312 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#313 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#314 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#315 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#316 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#317 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#318 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#319 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#320 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#321 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#322 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#323 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#324 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return2 input pin f1/graph_display/calc_poly8_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#325 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#326 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#327 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#328 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#329 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#330 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#331 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#332 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#333 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#334 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#335 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#336 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#337 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#338 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#339 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#340 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#341 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#342 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly8_return3 input pin f1/graph_display/calc_poly8_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#343 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#344 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#345 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#346 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#347 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#348 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#349 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#350 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#351 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#352 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#353 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#354 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#355 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#356 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#357 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#358 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#359 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#360 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly9_return2 input pin f1/graph_display/calc_poly9_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#361 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#362 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#363 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#364 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#365 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#366 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#367 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#368 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#369 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#370 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#371 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#372 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#373 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#374 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#375 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#376 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#377 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#378 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return2 input pin f1/graph_display/calc_poly_return2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#379 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#380 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#381 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#382 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#383 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#384 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#385 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#386 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#387 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#388 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#389 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#390 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#391 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#392 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#393 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#394 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#395 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#396 Warning
Asynchronous driver check  
DSP f1/graph_display/calc_poly_return3 input pin f1/graph_display/calc_poly_return3/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell f1/equation_input_inst/digit_count[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) f1/FSM_sequential_state_reg[0]/CLR, f1/FSM_sequential_state_reg[1]/CLR, f1/keypad_enable_reg/CLR, f1/state_prev_reg[0]/CLR, f1/state_prev_reg[1]/CLR, f1/keypad_inst/backspace_pressed_reg/CLR, f1/keypad_inst/btnC_prev_reg/CLR, f1/keypad_inst/btnD_prev_reg/CLR, f1/keypad_inst/btnL_prev_reg/CLR, f1/keypad_inst/btnR_prev_reg/CLR, f1/keypad_inst/btnU_prev_reg/CLR, f1/keypad_inst/col_pos_reg[0]/CLR, f1/keypad_inst/col_pos_reg[1]/CLR, f1/keypad_inst/digit_pressed_reg/CLR, f1/keypad_inst/enter_pressed_reg/CLR (the first 15 of 279 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance f2/game_logic/operand1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance f2/game_logic/result_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-9#1 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__10 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#2 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__11 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#3 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__12 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#4 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__13 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#5 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__7 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#6 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__8 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#7 Warning
Small multiplier  
Detected multiplier at f1/graph_display/val6__9 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/a0.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly0_return0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly0_return2.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly0_return3.
Related violations: <none>

SYNTH-13#5 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly1_return0.
Related violations: <none>

SYNTH-13#6 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly1_return2.
Related violations: <none>

SYNTH-13#7 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly1_return3.
Related violations: <none>

SYNTH-13#8 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly2_return0.
Related violations: <none>

SYNTH-13#9 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly2_return2.
Related violations: <none>

SYNTH-13#10 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly2_return3.
Related violations: <none>

SYNTH-13#11 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly3_return0.
Related violations: <none>

SYNTH-13#12 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly3_return2.
Related violations: <none>

SYNTH-13#13 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly3_return3.
Related violations: <none>

SYNTH-13#14 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly4_return0.
Related violations: <none>

SYNTH-13#15 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly4_return2.
Related violations: <none>

SYNTH-13#16 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly4_return3.
Related violations: <none>

SYNTH-13#17 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly_return0.
Related violations: <none>

SYNTH-13#18 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly_return2.
Related violations: <none>

SYNTH-13#19 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/calc_poly_return3.
Related violations: <none>

SYNTH-13#20 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/sol_cnt2.
Related violations: <none>

SYNTH-13#21 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/sol_cnt3.
Related violations: <none>

SYNTH-13#22 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val3.
Related violations: <none>

SYNTH-13#23 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val3__0.
Related violations: <none>

SYNTH-13#24 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val3__1.
Related violations: <none>

SYNTH-13#25 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val5.
Related violations: <none>

SYNTH-13#26 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6.
Related violations: <none>

SYNTH-13#27 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__0.
Related violations: <none>

SYNTH-13#28 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__1.
Related violations: <none>

SYNTH-13#29 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__2.
Related violations: <none>

SYNTH-13#30 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__3.
Related violations: <none>

SYNTH-13#31 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__4.
Related violations: <none>

SYNTH-13#32 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__5.
Related violations: <none>

SYNTH-13#33 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val6__6.
Related violations: <none>

SYNTH-13#34 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7.
Related violations: <none>

SYNTH-13#35 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7__0.
Related violations: <none>

SYNTH-13#36 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7__1.
Related violations: <none>

SYNTH-13#37 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7__2.
Related violations: <none>

SYNTH-13#38 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7__3.
Related violations: <none>

SYNTH-13#39 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val7__4.
Related violations: <none>

SYNTH-13#40 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val8.
Related violations: <none>

SYNTH-13#41 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance f1/graph_display/val8__0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -105.066 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -108.335 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -108.368 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -108.378 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -108.586 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -108.599 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -108.663 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_valid_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -108.795 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -108.813 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -109.253 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -109.269 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -109.298 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -109.333 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -109.333 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -109.335 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -109.367 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -109.375 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -109.394 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -109.424 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -109.424 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -109.424 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -109.427 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -109.427 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -109.450 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -109.450 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -109.450 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -109.450 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -109.450 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -109.458 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -109.460 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -109.475 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d6_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -109.480 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -109.508 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -109.518 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -109.527 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -109.550 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -109.559 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -109.563 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -109.589 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -109.618 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -109.619 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -109.654 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -109.654 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -109.665 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -109.678 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -109.694 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -109.704 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -109.726 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -109.735 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -109.737 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -109.737 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -109.750 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -109.759 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -109.759 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -109.759 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -109.775 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -109.789 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -109.794 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -109.795 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_cnt_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -109.806 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -109.825 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d3_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -109.830 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -109.865 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -109.888 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -109.892 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -109.892 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -109.900 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -109.925 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d6_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -109.934 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -109.934 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -109.984 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -110.023 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -110.023 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -110.023 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -110.030 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -110.045 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -110.049 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -110.074 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[10]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -110.074 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[12]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -110.074 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -110.080 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[15]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -110.100 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -110.239 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -110.260 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -110.264 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_cnt_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -110.266 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -110.280 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[11]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -110.280 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[13]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -110.280 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[14]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -110.280 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -110.284 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -110.306 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -110.521 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d4_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -110.683 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -110.721 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d0_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -110.723 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d3_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -110.962 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -132.865 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -136.561 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -136.617 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -136.723 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -136.767 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -136.925 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -137.026 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -137.033 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -137.039 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -137.052 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -137.070 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -137.121 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -137.162 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -137.189 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -137.308 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -137.320 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -18.973 ns between f1/menu_logic_inst/graph1_type_reg[0]/C (clocked by sys_clk_pin) and f1/pixel_output_state_graph_menu_inst/pixel_data_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -19.377 ns between f1/menu_logic_inst/graph1_type_reg[0]/C (clocked by sys_clk_pin) and f1/pixel_output_state_graph_menu_inst/pixel_data_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -2.187 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d3_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_cnt_prev_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_cnt_prev_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -2.415 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -2.441 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -2.441 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -2.601 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_cnt_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -2.615 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d4_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.722 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.727 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.727 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.727 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d5_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.839 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_valid_prev_reg/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.960 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.968 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d0_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d3_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.125 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d6_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.177 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.209 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.212 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/g1_is_bigger_reg/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.326 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.343 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/g1_is_bigger_prev_reg/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.618 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.618 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.618 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.657 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.657 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.679 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d2_reg[3]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.718 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.722 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.764 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d5_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.779 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.779 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -3.779 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -3.810 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -3.845 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -3.862 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line0_d6_reg[1]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -3.902 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -3.940 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -3.940 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -3.940 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -3.945 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -3.945 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.008 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.035 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.275 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.381 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_prev_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[0]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[0][2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.831 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.944 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.944 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/area_value_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -5.164 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -5.164 ns between state_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[2]/S (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -54.526 ns between f1/equation_input_inst/g2_poly_coeff_a_reg[2]_rep/C (clocked by sys_clk_pin) and f1/graph_display/g1_is_bigger_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -93.782 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -93.823 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -93.878 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -93.943 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -93.979 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -93.990 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -94.033 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -94.118 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/sol_x_reg[1][4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -94.372 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -95.956 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -96.470 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -96.567 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d2_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -96.593 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -96.878 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -97.511 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -97.601 ns between f1/equation_input_inst/g2_poly_coeff_c_reg[1]/C (clocked by sys_clk_pin) and f1/graph_display/disp_line1_d1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ctr0/ctr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ctr0/ctr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin f2/anode_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin f2/anode_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin f2/display/final_score_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/btnC_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/btnD_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/btnL_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/btnR_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/btnU_prev_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_num_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/manual_reset_req_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/multer/num_3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num1_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/num2_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/numpad_selection_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/numpad_selection_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/numpad_selection_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/numpad_selection_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/op_code_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/op_code_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/op_selection_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/op_selection_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin f_calc/fsm/result_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin g0/FSM_onehot_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin g0/delay_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin g0/frame_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_bit_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin g0/spi_word_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin g1/FSM_onehot_state_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin g1/delay_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin g1/frame_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_bit_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin g1/spi_word_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on JA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on JA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on JA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on JA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on JA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on JA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on JA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on JA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on JB[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on JB[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on JB[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on JB[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on JB[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on JB[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on JB[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on JB[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on seg[7] relative to clock(s) sys_clk_pin
Related violations: <none>


