Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:02:25 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.469        0.000                      0                23095        0.041        0.000                      0                23095        3.225        0.000                       0                 11361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.469        0.000                      0                23095        0.041        0.000                      0                23095        3.225        0.000                       0                 11361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.253ns (22.728%)  route 4.260ns (77.272%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.705     5.548    D0_0/D[11]
    SLICE_X21Y44         FDRE                                         r  D0_0/mem_reg[3][6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X21Y44         FDRE                                         r  D0_0/mem_reg[3][6][11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y44         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[3][6][11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[7][6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 1.253ns (22.745%)  route 4.256ns (77.255%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.701     5.544    D0_0/D[11]
    SLICE_X20Y45         FDRE                                         r  D0_0/mem_reg[7][6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X20Y45         FDRE                                         r  D0_0/mem_reg[7][6][11]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y45         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[7][6][11]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.281ns (23.270%)  route 4.224ns (76.730%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.318 r  add6/mem_reg[7][7][15]_i_2/O[4]
                         net (fo=1, routed)           0.400     4.718    bin_read2_0/out[12]
    SLICE_X29Y54         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.782 r  bin_read2_0/mem[7][7][12]_i_1__0/O
                         net (fo=64, routed)          0.758     5.540    D0_0/D[12]
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[5][6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[5][6][12]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y46         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[5][6][12]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.253ns (22.769%)  route 4.250ns (77.231%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.695     5.538    D0_0/D[11]
    SLICE_X21Y45         FDRE                                         r  D0_0/mem_reg[4][6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X21Y45         FDRE                                         r  D0_0/mem_reg[4][6][11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y45         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[4][6][11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.253ns (22.798%)  route 4.243ns (77.202%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.688     5.531    D0_0/D[11]
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[2][7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[2][7][11]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y46         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[2][7][11]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.253ns (22.832%)  route 4.235ns (77.168%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.680     5.523    D0_0/D[11]
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[6][7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X21Y46         FDRE                                         r  D0_0/mem_reg[6][7][11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y46         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[6][7][11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.253ns (22.844%)  route 4.232ns (77.156%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.677     5.520    D0_0/D[11]
    SLICE_X21Y45         FDRE                                         r  D0_0/mem_reg[5][7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X21Y45         FDRE                                         r  D0_0/mem_reg[5][7][11]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y45         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[5][7][11]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.268ns (23.156%)  route 4.208ns (76.844%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.306 r  add6/mem_reg[7][7][15]_i_2/O[1]
                         net (fo=1, routed)           0.404     4.710    bin_read2_0/out[9]
    SLICE_X30Y60         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     4.773 r  bin_read2_0/mem[7][7][9]_i_1__0/O
                         net (fo=64, routed)          0.738     5.511    D0_0/D[9]
    SLICE_X26Y69         FDRE                                         r  D0_0/mem_reg[0][6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X26Y69         FDRE                                         r  D0_0/mem_reg[0][6][9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y69         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[0][6][9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 fsm9/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.253ns (22.882%)  route 4.223ns (77.118%))
  Logic Levels:           11  (CARRY8=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.035     0.035    fsm9/clk
    SLICE_X35Y102        FDRE                                         r  fsm9/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm9/out_reg[2]/Q
                         net (fo=17, routed)          0.270     0.401    fsm9/fsm9_out[2]
    SLICE_X35Y103        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.579 f  fsm9/out[0]_i_2__9/O
                         net (fo=7, routed)           0.161     0.740    fsm0/out_reg[0]_5
    SLICE_X34Y104        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.840 f  fsm0/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=19, routed)          0.269     1.109    par_reset2/done_reg_2
    SLICE_X31Y102        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     1.173 f  par_reset2/mem[7][7][31]_i_8__3/O
                         net (fo=52, routed)          0.660     1.833    i01/mem_reg[0][0][31]_0
    SLICE_X29Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     1.899 r  i01/mem[7][7][31]_i_6__3/O
                         net (fo=96, routed)          1.004     2.903    D0_0/out_reg[7]_i_8__2_0
    SLICE_X22Y44         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.967 r  D0_0/out[0]_i_17__2/O
                         net (fo=1, routed)           0.011     2.978    D0_0/out[0]_i_17__2_n_0
    SLICE_X22Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.061 r  D0_0/out_reg[0]_i_7__2/O
                         net (fo=2, routed)           0.221     3.282    D0_0/mem[0]
    SLICE_X24Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.382 r  D0_0/mem[7][7][7]_i_34/O
                         net (fo=1, routed)           0.428     3.810    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X28Y67         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     3.926 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     3.940    add6/mem[7][7][7]_i_18_n_0
    SLICE_X28Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.181 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.209    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.313 r  add6/mem_reg[7][7][15]_i_2/O[3]
                         net (fo=1, routed)           0.489     4.802    bin_read2_0/out[11]
    SLICE_X29Y54         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.843 r  bin_read2_0/mem[7][7][11]_i_1__0/O
                         net (fo=64, routed)          0.668     5.511    D0_0/D[11]
    SLICE_X22Y46         FDRE                                         r  D0_0/mem_reg[1][6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X22Y46         FDRE                                         r  D0_0/mem_reg[1][6][11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y46         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[1][6][11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp0_0/mem_reg[7][6][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.756ns (32.079%)  route 3.718ns (67.921%))
  Logic Levels:           11  (CARRY8=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    cond_computed2/clk
    SLICE_X34Y105        FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 r  cond_computed2/out_reg[0]/Q
                         net (fo=4, routed)           0.283     0.416    fsm2/cond_computed2_out
    SLICE_X35Y106        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     0.609 r  fsm2/out[3]_i_6__0/O
                         net (fo=3, routed)           0.309     0.918    fsm2/out_reg[1]_0
    SLICE_X35Y106        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.095 f  fsm2/out[31]_i_3__1/O
                         net (fo=3, routed)           0.109     1.204    fsm1/done_reg_0
    SLICE_X34Y106        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     1.304 f  fsm1/done_i_2/O
                         net (fo=31, routed)          0.542     1.846    i00/mem_reg[7][0][31]_2
    SLICE_X27Y104        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.995 r  i00/mem[7][2][31]_i_4/O
                         net (fo=72, routed)          0.525     2.520    tmp0_0/out_reg[31]_i_19_0
    SLICE_X31Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     2.671 r  tmp0_0/out[17]_i_22__3/O
                         net (fo=1, routed)           0.016     2.687    tmp0_0/out[17]_i_22__3_n_0
    SLICE_X31Y122        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.773 r  tmp0_0/out_reg[17]_i_10__3/O
                         net (fo=2, routed)           0.291     3.064    tmp0_0/out_reg[17]_i_10__3_n_0
    SLICE_X28Y118        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.246 r  tmp0_0/mem[7][7][23]_i_25__0/O
                         net (fo=2, routed)           0.315     3.561    tmp0_0/out_reg[1]_48
    SLICE_X24Y118        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     3.740 r  tmp0_0/mem[7][7][23]_i_9__0/O
                         net (fo=1, routed)           0.277     4.017    add2/left[17]
    SLICE_X25Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     4.167 r  add2/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.195    add2/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.340 r  add2/mem_reg[7][7][31]_i_9/O[5]
                         net (fo=1, routed)           0.234     4.574    fsm/out[29]
    SLICE_X26Y114        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.722 r  fsm/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.789     5.511    tmp0_0/D[29]
    SLICE_X16Y112        FDRE                                         r  tmp0_0/mem_reg[7][6][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    tmp0_0/clk
    SLICE_X16Y112        FDRE                                         r  tmp0_0/mem_reg[7][6][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp0_0/mem_reg[7][6][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    k0/clk
    SLICE_X33Y107        FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  k0/out_reg[2]/Q
                         net (fo=4, routed)           0.029     0.081    k0/Q[2]
    SLICE_X33Y107        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.101 r  k0/out[3]_i_2__2/O
                         net (fo=1, routed)           0.006     0.107    k0/k0_in[3]
    SLICE_X33Y107        FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    k0/clk
    SLICE_X33Y107        FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y107        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    mult_pipe3/clk
    SLICE_X30Y92         FDRE                                         r  mult_pipe3/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.058     0.109    mult_pipe3/p_1_in[6]
    SLICE_X30Y91         FDRE                                         r  mult_pipe3/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    mult_pipe3/clk
    SLICE_X30Y91         FDRE                                         r  mult_pipe3/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y91         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    j0/clk
    SLICE_X32Y108        FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j0/out_reg[0]/Q
                         net (fo=7, routed)           0.032     0.084    j0/Q[0]
    SLICE_X32Y108        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.104 r  j0/out[3]_i_2__3/O
                         net (fo=1, routed)           0.006     0.110    j0/j0_in[3]
    SLICE_X32Y108        FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    j0/clk
    SLICE_X32Y108        FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y108        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    bin_read3_0/clk
    SLICE_X30Y90         FDRE                                         r  bin_read3_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read3_0/out_reg[5]/Q
                         net (fo=1, routed)           0.057     0.110    v1_0/out_reg[5]_1
    SLICE_X29Y90         FDRE                                         r  v1_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    v1_0/clk
    SLICE_X29Y90         FDRE                                         r  v1_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y90         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    v1_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe2/clk
    SLICE_X30Y76         FDRE                                         r  mult_pipe2/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_reg[8]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read2_0/Q[8]
    SLICE_X30Y74         FDRE                                         r  bin_read2_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X30Y74         FDRE                                         r  bin_read2_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y74         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg19/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    par_reset8/clk
    SLICE_X33Y102        FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  par_reset8/out_reg[0]/Q
                         net (fo=9, routed)           0.033     0.085    par_reset8/par_reset8_out
    SLICE_X33Y102        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.105 r  par_reset8/out[0]_i_1__62/O
                         net (fo=1, routed)           0.006     0.111    par_done_reg19/out_reg[0]_0
    SLICE_X33Y102        FDRE                                         r  par_done_reg19/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_done_reg19/clk
    SLICE_X33Y102        FDRE                                         r  par_done_reg19/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y102        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    par_done_reg19/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe0/clk
    SLICE_X27Y141        FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read0_0/Q[9]
    SLICE_X27Y140        FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read0_0/clk
    SLICE_X27Y140        FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y140        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe2/clk
    SLICE_X30Y50         FDRE                                         r  mult_pipe2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe2/out_reg[2]/Q
                         net (fo=1, routed)           0.060     0.113    bin_read2_0/Q[2]
    SLICE_X30Y48         FDRE                                         r  bin_read2_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    bin_read2_0/clk
    SLICE_X30Y48         FDRE                                         r  bin_read2_0/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe3/clk
    SLICE_X30Y92         FDRE                                         r  mult_pipe3/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe3/out_reg[8]/Q
                         net (fo=1, routed)           0.060     0.113    bin_read3_0/out[8]
    SLICE_X30Y90         FDRE                                         r  bin_read3_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    bin_read3_0/clk
    SLICE_X30Y90         FDRE                                         r  bin_read3_0/out_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y90         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[2][6][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    B_int_read0_0/clk
    SLICE_X12Y137        FDRE                                         r  B_int_read0_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  B_int_read0_0/out_reg[27]/Q
                         net (fo=64, routed)          0.062     0.113    B0_0/mem_reg[7][7][27]_0
    SLICE_X12Y138        FDRE                                         r  B0_0/mem_reg[2][6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    B0_0/clk
    SLICE_X12Y138        FDRE                                         r  B0_0/mem_reg[2][6][27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y138        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    B0_0/mem_reg[2][6][27]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y52  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y31  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y40  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y60  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y38  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y58  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y54  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X31Y103  A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X35Y146  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y103  A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y146  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y150  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y174  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y174  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y146  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y103  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y103  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y146  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y146  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y150  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y150  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y174  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y174  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y171  A0_0/mem_reg[0][0][12]/C



