/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.51
Hash     : c3b8064
Date     : Aug 27 2024
Type     : Engineering
Log Time   : Wed Aug 28 00:15:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 8

#Path 1
Startpoint: design67_15_45_inst.large_mux_instance1020.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1020.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1020.data_out[3].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1020.data_out[3].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03646_li03646.in[0] (.names)                                                     0.066     0.874
$abc$598497$li03646_li03646.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance1020.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1020.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 2
Startpoint: design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501434.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501434.data_out_reg[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501434.data_out[4].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1501434.data_out[4].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 3
Startpoint: $abc$333741$lo03675.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03705_li03705.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo03675.C[0] (dffre)                                  0.779     0.779
$abc$333741$lo03675.Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$598497$li03602_li03602.in[0] (.names)                        0.066     0.874
$abc$598497$li03602_li03602.out[0] (.names)                       0.065     0.939
$abc$333741$li03705_li03705.D[0] (dffre)                          0.000     0.939
data arrival time                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li03705_li03705.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.939
---------------------------------------------------------------------------------
slack (MET)                                                                 0.188


#Path 4
Startpoint: design67_15_45_inst.large_mux_instance1301212.data_out[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3221.data_out_reg[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1301212.data_out[16].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance1301212.data_out[16].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11532_li11532.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11532_li11532.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3221.data_out_reg[21].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3221.data_out_reg[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 5
Startpoint: design67_15_45_inst.large_mux_instance3220.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3221.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3220.data_out[19].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3220.data_out[19].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11528_li11528.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11528_li11528.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3221.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3221.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 6
Startpoint: design67_15_45_inst.large_mux_instance108.data_out_reg[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance108.data_out[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance108.data_out_reg[21].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance108.data_out_reg[21].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance108.data_out[21].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance108.data_out[21].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 7
Startpoint: design67_15_45_inst.large_mux_instance322.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301217.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance322.data_out[19].C[0] (dffre)                              0.779     0.779
design67_15_45_inst.large_mux_instance322.data_out[19].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$598497$li11798_li11798.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11798_li11798.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301217.data_out_reg[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301217.data_out_reg[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 8
Startpoint: design67_15_45_inst.large_mux_instance1301211.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301212.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301211.data_out[19].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance1301211.data_out[19].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11504_li11504.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11504_li11504.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301212.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301212.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 9
Startpoint: design67_15_45_inst.large_mux_instance1301211.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3220.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1301211.data_out[17].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance1301211.data_out[17].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11500_li11500.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11500_li11500.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3220.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3220.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 10
Startpoint: design67_15_45_inst.large_mux_instance3218.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3219.data_out_reg[5].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3218.data_out[5].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3218.data_out[5].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11426_li11426.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11426_li11426.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3219.data_out_reg[5].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3219.data_out_reg[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 11
Startpoint: $abc$333741$lo03703.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03733_li03733.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo03703.C[0] (dffre)                                  0.779     0.779
$abc$333741$lo03703.Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$598497$li03630_li03630.in[0] (.names)                        0.066     0.874
$abc$598497$li03630_li03630.out[0] (.names)                       0.065     0.939
$abc$333741$li03733_li03733.D[0] (dffre)                          0.000     0.939
data arrival time                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li03733_li03733.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.939
---------------------------------------------------------------------------------
slack (MET)                                                                 0.188


#Path 12
Startpoint: $abc$333741$lo03707.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03737_li03737.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo03707.C[0] (dffre)                                  0.779     0.779
$abc$333741$lo03707.Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$598497$li03634_li03634.in[0] (.names)                        0.066     0.874
$abc$598497$li03634_li03634.out[0] (.names)                       0.065     0.939
$abc$333741$li03737_li03737.D[0] (dffre)                          0.000     0.939
data arrival time                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li03737_li03737.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.939
---------------------------------------------------------------------------------
slack (MET)                                                                 0.188


#Path 13
Startpoint: design67_15_45_inst.large_mux_instance110100.data_out_reg[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance110100.data_out[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110100.data_out_reg[3].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance110100.data_out_reg[3].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance110100.data_out[3].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance110100.data_out[3].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 14
Startpoint: design67_15_45_inst.large_mux_instance1301210.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301211.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301210.data_out[17].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1301210.data_out[17].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11406_li11406.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11406_li11406.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301211.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301211.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 15
Startpoint: design67_15_45_inst.large_mux_instance3217.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3218.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3217.data_out[4].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3217.data_out[4].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11394_li11394.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11394_li11394.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3218.data_out_reg[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3218.data_out_reg[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 16
Startpoint: design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03699_li03699.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out[0].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$598497$li03596_li03596.in[3] (.names)                                               0.066     0.874
$abc$598497$li03596_li03596.out[0] (.names)                                              0.065     0.939
$abc$333741$li03699_li03699.D[0] (dffre)                                                 0.000     0.939
data arrival time                                                                                  0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                     0.000     0.000
clock source latency                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                     0.000     0.000
$abc$333741$li03699_li03699.C[0] (dffre)                                                 0.779     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.939
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.188


#Path 17
Startpoint: design67_15_45_inst.large_mux_instance1501430.data_out_reg[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501430.data_out[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501430.data_out_reg[20].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501430.data_out_reg[20].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501430.data_out[20].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501430.data_out[20].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 18
Startpoint: design67_15_45_inst.large_mux_instance872.data_out_reg[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance872.data_out[7].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance872.data_out_reg[7].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance872.data_out_reg[7].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance872.data_out[7].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance872.data_out[7].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 19
Startpoint: design67_15_45_inst.large_mux_instance1301210.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301210.data_out_reg[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301210.data_out[1].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301210.data_out[1].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11374_li11374.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11374_li11374.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301210.data_out_reg[16].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301210.data_out_reg[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 20
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[30].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3217.data_out_reg[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[30].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[30].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11368_li11368.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11368_li11368.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3217.data_out_reg[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3217.data_out_reg[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 21
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301210.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[17].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[17].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11342_li11342.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11342_li11342.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301210.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301210.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 22
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130121.data_out_reg[31].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[16].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[16].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11340_li11340.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11340_li11340.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance130121.data_out_reg[31].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out_reg[31].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 23
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130121.data_out_reg[24].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[9].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[9].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11326_li11326.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11326_li11326.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance130121.data_out_reg[24].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out_reg[24].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 24
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[8].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130121.data_out_reg[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[8].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[8].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11324_li11324.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11324_li11324.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance130121.data_out_reg[23].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out_reg[23].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 25
Startpoint: design67_15_45_inst.large_mux_instance130121.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130121.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out[7].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance130121.data_out[7].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11322_li11322.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11322_li11322.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance130121.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130121.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 26
Startpoint: design67_15_45_inst.large_mux_instance130120.data_out[13].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130120.data_out_reg[28].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130120.data_out[13].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance130120.data_out[13].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11270_li11270.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11270_li11270.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance130120.data_out_reg[28].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance130120.data_out_reg[28].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 27
Startpoint: design67_15_45_inst.large_mux_instance1020.data_out[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1021.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1020.data_out[21].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1020.data_out[21].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li03682_li03682.in[0] (.names)                                                    0.066     0.874
$abc$598497$li03682_li03682.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance1021.data_out_reg[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out_reg[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 28
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130120.data_out_reg[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                             0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]           0.029     0.808
$abc$598497$li11226_li11226.in[1] (.names)                                                      0.066     0.874
$abc$598497$li11226_li11226.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance130120.data_out_reg[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance130120.data_out_reg[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 29
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130120.data_out_reg[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                             0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]           0.029     0.808
$abc$598497$li11216_li11216.in[1] (.names)                                                      0.066     0.874
$abc$598497$li11216_li11216.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance130120.data_out_reg[1].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance130120.data_out_reg[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 30
Startpoint: design67_15_45_inst.large_mux_instance873.data_out_reg[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance873.data_out[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance873.data_out_reg[23].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance873.data_out_reg[23].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance873.data_out[23].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance873.data_out[23].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 31
Startpoint: design67_15_45_inst.large_mux_instance1301215.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301216.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301215.data_out[17].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1301215.data_out[17].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11726_li11726.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11726_li11726.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301216.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301216.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 32
Startpoint: design67_15_45_inst.large_mux_instance3226.data_out[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3227.data_out_reg[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3226.data_out[21].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3226.data_out[21].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11712_li11712.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11712_li11712.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3227.data_out_reg[21].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3227.data_out_reg[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 33
Startpoint: design67_15_45_inst.large_mux_instance3226.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301215.data_out_reg[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance3226.data_out[19].C[0] (dffre)                              0.779     0.779
design67_15_45_inst.large_mux_instance3226.data_out[19].Q[0] (dffre) [clock-to-output]            0.029     0.808
$abc$598497$li11708_li11708.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11708_li11708.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301215.data_out_reg[23].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301215.data_out_reg[23].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 34
Startpoint: design67_15_45_inst.large_mux_instance1301215.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301215.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301215.data_out[5].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301215.data_out[5].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11702_li11702.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11702_li11702.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301215.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301215.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 35
Startpoint: design67_15_45_inst.large_mux_instance3225.data_out[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3226.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3225.data_out[22].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3225.data_out[22].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11684_li11684.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11684_li11684.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3226.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3226.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 36
Startpoint: design67_15_45_inst.large_mux_instance3225.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3226.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3225.data_out[20].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3225.data_out[20].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11680_li11680.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11680_li11680.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3226.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3226.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 37
Startpoint: design67_15_45_inst.large_mux_instance1019.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance102.data_out_reg[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1019.data_out[19].C[0] (dffre)                         0.779     0.779
design67_15_45_inst.large_mux_instance1019.data_out[19].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$598497$li03548_li03548.in[1] (.names)                                                   0.066     0.874
$abc$598497$li03548_li03548.out[0] (.names)                                                  0.065     0.939
design67_15_45_inst.large_mux_instance102.data_out_reg[1].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out_reg[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 38
Startpoint: design67_15_45_inst.large_mux_instance1019.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance102.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance1019.data_out[19].C[0] (dffre)                         0.779     0.779
design67_15_45_inst.large_mux_instance1019.data_out[19].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$598497$li03546_li03546.in[1] (.names)                                                   0.066     0.874
$abc$598497$li03546_li03546.out[0] (.names)                                                  0.065     0.939
design67_15_45_inst.large_mux_instance102.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 39
Startpoint: design67_15_45_inst.large_mux_instance1301214.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301215.data_out_reg[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out[18].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1301214.data_out[18].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11664_li11664.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11664_li11664.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301215.data_out_reg[1].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301215.data_out_reg[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 40
Startpoint: design67_15_45_inst.large_mux_instance3224.data_out[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3225.data_out_reg[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3224.data_out[21].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3224.data_out[21].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11652_li11652.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11652_li11652.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3225.data_out_reg[21].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3225.data_out_reg[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 41
Startpoint: design67_15_45_inst.large_mux_instance3224.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3225.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3224.data_out[19].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3224.data_out[19].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11648_li11648.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11648_li11648.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3225.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3225.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 42
Startpoint: design67_15_45_inst.large_mux_instance1301214.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301214.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out[1].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301214.data_out[1].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11636_li11636.in[1] (.names)                                                        0.066     0.874
$abc$598497$li11636_li11636.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301214.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 43
Startpoint: design67_15_45_inst.large_mux_instance1301214.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301214.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out[3].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301214.data_out[3].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11634_li11634.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11634_li11634.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301214.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 44
Startpoint: design67_15_45_inst.large_mux_instance107.data_out_reg[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance107.data_out[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance107.data_out_reg[21].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance107.data_out_reg[21].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance107.data_out[21].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance107.data_out[21].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 45
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance130120.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                             0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]           0.029     0.808
$abc$598497$li11214_li11214.in[1] (.names)                                                      0.066     0.874
$abc$598497$li11214_li11214.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance130120.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance130120.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 46
Startpoint: design67_15_45_inst.large_mux_instance3223.data_out[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3224.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3223.data_out[22].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3223.data_out[22].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11624_li11624.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11624_li11624.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3224.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3224.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 47
Startpoint: $abc$333741$li05621_li05621.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$lo05621.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
$abc$333741$li05621_li05621.C[0] (dffre)                         0.779     0.779
$abc$333741$li05621_li05621.Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$333741$lo05621.D[0] (dffre)                                 0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
$abc$333741$lo05621.C[0] (dffre)                                 0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 48
Startpoint: design67_15_45_inst.large_mux_instance3223.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3224.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3223.data_out[20].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3223.data_out[20].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11620_li11620.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11620_li11620.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3224.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3224.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 49
Startpoint: design67_15_45_inst.large_mux_instance1301213.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3224.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out[18].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance1301213.data_out[18].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11616_li11616.in[1] (.names)                                                     0.066     0.874
$abc$598497$li11616_li11616.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3224.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3224.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 50
Startpoint: design67_15_45_inst.large_mux_instance1301213.data_out[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301214.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out[21].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1301213.data_out[21].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11606_li11606.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11606_li11606.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance1301214.data_out_reg[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1301214.data_out_reg[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 51
Startpoint: design67_15_45_inst.large_mux_instance3222.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3223.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3222.data_out[18].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3222.data_out[18].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11586_li11586.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11586_li11586.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3223.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3223.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 52
Startpoint: design67_15_45_inst.large_mux_instance3222.data_out[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3223.data_out_reg[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3222.data_out[16].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3222.data_out[16].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11582_li11582.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11582_li11582.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3223.data_out_reg[16].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3223.data_out_reg[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 53
Startpoint: design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance102.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out[0].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03582_li03582.in[3] (.names)                                                    0.066     0.874
$abc$598497$li03582_li03582.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance102.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 54
Startpoint: design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance102.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out[0].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance102.data_out[0].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03584_li03584.in[3] (.names)                                                    0.066     0.874
$abc$598497$li03584_li03584.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance102.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance102.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 55
Startpoint: design67_15_45_inst.large_mux_instance1301213.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301213.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out[7].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301213.data_out[7].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11578_li11578.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11578_li11578.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301213.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 56
Startpoint: design67_15_45_inst.large_mux_instance1301213.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1301213.data_out_reg[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out[1].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1301213.data_out[1].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11566_li11566.in[0] (.names)                                                        0.066     0.874
$abc$598497$li11566_li11566.out[0] (.names)                                                       0.065     0.939
design67_15_45_inst.large_mux_instance1301213.data_out_reg[16].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1301213.data_out_reg[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 57
Startpoint: design67_15_45_inst.large_mux_instance3221.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3222.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3221.data_out[17].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3221.data_out[17].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11554_li11554.in[0] (.names)                                                     0.066     0.874
$abc$598497$li11554_li11554.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance3222.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance3222.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 58
Startpoint: design67_15_45_inst.large_mux_instance3221.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3222.data_out_reg[7].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3221.data_out[7].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3221.data_out[7].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11550_li11550.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11550_li11550.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3222.data_out_reg[7].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3222.data_out_reg[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 59
Startpoint: $abc$333741$lo03827.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03857_li03857.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo03827.C[0] (dffre)                                  0.779     0.779
$abc$333741$lo03827.Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$598497$li03754_li03754.in[0] (.names)                        0.066     0.874
$abc$598497$li03754_li03754.out[0] (.names)                       0.065     0.939
$abc$333741$li03857_li03857.D[0] (dffre)                          0.000     0.939
data arrival time                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li03857_li03857.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.939
---------------------------------------------------------------------------------
slack (MET)                                                                 0.188


#Path 60
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance219.data_out_reg[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[3].C[0] (dffre)                         0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$598497$li11050_li11050.in[1] (.names)                                                    0.066     0.874
$abc$598497$li11050_li11050.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance219.data_out_reg[21].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance219.data_out_reg[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 61
Startpoint: design67_15_45_inst.large_mux_instance218.data_out[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance219.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance218.data_out[19].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance218.data_out[19].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11046_li11046.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11046_li11046.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance219.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance219.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 62
Startpoint: design67_15_45_inst.large_mux_instance1021.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1022.data_out_reg[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out[17].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1021.data_out[17].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li03738_li03738.in[0] (.names)                                                    0.066     0.874
$abc$598497$li03738_li03738.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance1022.data_out_reg[0].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1022.data_out_reg[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 63
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[7].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[7].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11036_li11036.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11036_li11036.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 64
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[2].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[2].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11034_li11034.in[2] (.names)                                                       0.066     0.874
$abc$598497$li11034_li11034.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[21].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 65
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[5].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[5].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11032_li11032.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11032_li11032.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 66
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[3].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11030_li11030.in[1] (.names)                                                       0.066     0.874
$abc$598497$li11030_li11030.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 67
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[3].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11026_li11026.in[1] (.names)                                                       0.066     0.874
$abc$598497$li11026_li11026.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 68
Startpoint: design67_15_45_inst.large_mux_instance7644.data_out_reg[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance7644.data_out[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance7644.data_out_reg[23].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance7644.data_out_reg[23].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance7644.data_out[23].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance7644.data_out[23].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 69
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[3].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[3].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11028_li11028.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11028_li11028.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[18].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[18].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 70
Startpoint: design67_15_45_inst.large_mux_instance1021.data_out[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1022.data_out_reg[5].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out[22].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1021.data_out[22].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li03748_li03748.in[0] (.names)                                                    0.066     0.874
$abc$598497$li03748_li03748.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance1022.data_out_reg[5].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1022.data_out_reg[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 71
Startpoint: design67_15_45_inst.large_mux_instance1021.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1022.data_out_reg[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out[23].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance1021.data_out[23].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li03750_li03750.in[0] (.names)                                                    0.066     0.874
$abc$598497$li03750_li03750.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance1022.data_out_reg[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance1022.data_out_reg[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 72
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[1].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[1].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11024_li11024.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11024_li11024.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[16].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 73
Startpoint: design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance218.data_out_reg[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance120115.data_out[20].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11016_li11016.in[1] (.names)                                                    0.066     0.874
$abc$598497$li11016_li11016.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance218.data_out_reg[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance218.data_out_reg[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 74
Startpoint: design67_15_45_inst.large_mux_instance120116.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance219.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out[2].C[0] (dffre)                         0.779     0.779
design67_15_45_inst.large_mux_instance120116.data_out[2].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$598497$li11052_li11052.in[2] (.names)                                                    0.066     0.874
$abc$598497$li11052_li11052.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance219.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance219.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 75
Startpoint: design67_15_45_inst.large_mux_instance7644.data_out_reg[6].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance7644.data_out[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance7644.data_out_reg[6].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance7644.data_out_reg[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance7644.data_out[6].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance7644.data_out[6].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 76
Startpoint: design67_15_45_inst.large_mux_instance217.data_out[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance218.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance217.data_out[17].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance217.data_out[17].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11012_li11012.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11012_li11012.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance218.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance218.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 77
Startpoint: design67_15_45_inst.large_mux_instance217.data_out[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance218.data_out_reg[7].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance217.data_out[7].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance217.data_out[7].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11008_li11008.in[0] (.names)                                                   0.066     0.874
$abc$598497$li11008_li11008.out[0] (.names)                                                  0.065     0.939
design67_15_45_inst.large_mux_instance218.data_out_reg[7].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance218.data_out_reg[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 78
Startpoint: design67_15_45_inst.large_mux_instance7643.data_out_reg[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance7643.data_out[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance7643.data_out_reg[22].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance7643.data_out_reg[22].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance7643.data_out[22].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance7643.data_out[22].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 79
Startpoint: design67_15_45_inst.large_mux_instance1501421.data_out_reg[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501421.data_out[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out_reg[23].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501421.data_out_reg[23].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501421.data_out[23].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out[23].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 80
Startpoint: design67_15_45_inst.large_mux_instance1501421.data_out_reg[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501421.data_out[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out_reg[21].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501421.data_out_reg[21].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501421.data_out[21].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out[21].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 81
Startpoint: design67_15_45_inst.large_mux_instance1501421.data_out_reg[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501421.data_out[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out_reg[20].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501421.data_out_reg[20].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501421.data_out[20].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out[20].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 82
Startpoint: design67_15_45_inst.large_mux_instance1501421.data_out_reg[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501421.data_out[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out_reg[19].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501421.data_out_reg[19].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501421.data_out[19].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out[19].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 83
Startpoint: design67_15_45_inst.large_mux_instance1501421.data_out_reg[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501421.data_out[18].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out_reg[18].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501421.data_out_reg[18].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501421.data_out[18].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                              0.000     0.000
clock source latency                                                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                              0.000     0.000
design67_15_45_inst.large_mux_instance1501421.data_out[18].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                 0.000     0.779
cell hold time                                                                                   -0.028     0.751
data required time                                                                                          0.751
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                         -0.751
data arrival time                                                                                           0.939
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.188


#Path 84
Startpoint: design67_15_45_inst.large_mux_instance120115.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120115.data_out[23].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance120115.data_out[23].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11004_li11004.in[0] (.names)                                                      0.066     0.874
$abc$598497$li11004_li11004.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 85
Startpoint: design67_15_45_inst.large_mux_instance1022.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1022.data_out_reg[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1022.data_out[1].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1022.data_out[1].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03770_li03770.in[0] (.names)                                                     0.066     0.874
$abc$598497$li03770_li03770.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance1022.data_out_reg[16].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1022.data_out_reg[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 86
Startpoint: design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120115.data_out[20].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li11000_li11000.in[1] (.names)                                                      0.066     0.874
$abc$598497$li11000_li11000.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 87
Startpoint: design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120116.data_out_reg[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120115.data_out[20].C[0] (dffre)                          0.779     0.779
design67_15_45_inst.large_mux_instance120115.data_out[20].Q[0] (dffre) [clock-to-output]        0.029     0.808
$abc$598497$li10996_li10996.in[1] (.names)                                                      0.066     0.874
$abc$598497$li10996_li10996.out[0] (.names)                                                     0.065     0.939
design67_15_45_inst.large_mux_instance120116.data_out_reg[2].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design67_15_45_inst.large_mux_instance120116.data_out_reg[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 88
Startpoint: design67_15_45_inst.large_mux_instance1501424.data_out_reg[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1501424.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1501424.data_out_reg[2].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance1501424.data_out_reg[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance1501424.data_out[2].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance1501424.data_out[2].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 89
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3212.data_out_reg[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11212_li11212.in[1] (.names)                                                    0.066     0.874
$abc$598497$li11212_li11212.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3212.data_out_reg[3].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3212.data_out_reg[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 90
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3212.data_out_reg[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11208_li11208.in[1] (.names)                                                    0.066     0.874
$abc$598497$li11208_li11208.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3212.data_out_reg[2].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3212.data_out_reg[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 91
Startpoint: design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance3212.data_out_reg[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3211.data_out[1].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance3211.data_out[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11210_li11210.in[0] (.names)                                                    0.066     0.874
$abc$598497$li11210_li11210.out[0] (.names)                                                   0.065     0.939
design67_15_45_inst.large_mux_instance3212.data_out_reg[1].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance3212.data_out_reg[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 92
Startpoint: design67_15_45_inst.large_mux_instance120119.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120119.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120119.data_out[2].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance120119.data_out[2].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li11184_li11184.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11184_li11184.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120119.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120119.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 93
Startpoint: design67_15_45_inst.large_mux_instance871.data_out_reg[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance871.data_out[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance871.data_out_reg[21].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance871.data_out_reg[21].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance871.data_out[21].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                       0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                          0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                          0.000     0.000
design67_15_45_inst.large_mux_instance871.data_out[21].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                             0.000     0.779
cell hold time                                                                               -0.028     0.751
data required time                                                                                      0.751
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.751
data arrival time                                                                                       0.939
-------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                             0.188


#Path 94
Startpoint: $abc$333741$lo03775.Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $abc$333741$li03805_li03805.D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$lo03775.C[0] (dffre)                                  0.779     0.779
$abc$333741$lo03775.Q[0] (dffre) [clock-to-output]                0.029     0.808
$abc$598497$li03702_li03702.in[0] (.names)                        0.066     0.874
$abc$598497$li03702_li03702.out[0] (.names)                       0.065     0.939
$abc$333741$li03805_li03805.D[0] (dffre)                          0.000     0.939
data arrival time                                                           0.939

clock $clk_buf_$ibuf_clk (rise edge)                              0.000     0.000
clock source latency                                              0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                              0.000     0.000
$abc$333741$li03805_li03805.C[0] (dffre)                          0.779     0.779
clock uncertainty                                                 0.000     0.779
cell hold time                                                   -0.028     0.751
data required time                                                          0.751
---------------------------------------------------------------------------------
data required time                                                         -0.751
data arrival time                                                           0.939
---------------------------------------------------------------------------------
slack (MET)                                                                 0.188


#Path 95
Startpoint: design67_15_45_inst.large_mux_instance870.data_out_reg[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance870.data_out[5].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance870.data_out_reg[5].C[0] (dffre)                       0.779     0.779
design67_15_45_inst.large_mux_instance870.data_out_reg[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
design67_15_45_inst.large_mux_instance870.data_out[5].D[0] (dffre)                           0.131     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance870.data_out[5].C[0] (dffre)                           0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 96
Startpoint: design67_15_45_inst.large_mux_instance120118.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance322.data_out_reg[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance120118.data_out[5].C[0] (dffre)                        0.779     0.779
design67_15_45_inst.large_mux_instance120118.data_out[5].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$598497$li11458_li11458.in[0] (.names)                                                   0.066     0.874
$abc$598497$li11458_li11458.out[0] (.names)                                                  0.065     0.939
design67_15_45_inst.large_mux_instance322.data_out_reg[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                      0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                         0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                         0.000     0.000
design67_15_45_inst.large_mux_instance322.data_out_reg[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      0.939
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.188


#Path 97
Startpoint: design67_15_45_inst.large_mux_instance120117.data_out[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120118.data_out_reg[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120117.data_out[23].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance120117.data_out[23].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11146_li11146.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11146_li11146.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120118.data_out_reg[22].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120118.data_out_reg[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 98
Startpoint: design67_15_45_inst.large_mux_instance120117.data_out[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance120118.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120117.data_out[18].C[0] (dffre)                           0.779     0.779
design67_15_45_inst.large_mux_instance120117.data_out[18].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$598497$li11136_li11136.in[0] (.names)                                                       0.066     0.874
$abc$598497$li11136_li11136.out[0] (.names)                                                      0.065     0.939
design67_15_45_inst.large_mux_instance120118.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                             0.000     0.000
clock source latency                                                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                             0.000     0.000
design67_15_45_inst.large_mux_instance120118.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          0.939
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.188


#Path 99
Startpoint: design67_15_45_inst.large_mux_instance1021.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1021.data_out_reg[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out[2].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1021.data_out[2].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03708_li03708.in[0] (.names)                                                     0.066     0.874
$abc$598497$li03708_li03708.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance1021.data_out_reg[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out_reg[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 100
Startpoint: design67_15_45_inst.large_mux_instance1021.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design67_15_45_inst.large_mux_instance1021.data_out_reg[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out[5].C[0] (dffre)                            0.779     0.779
design67_15_45_inst.large_mux_instance1021.data_out[5].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$598497$li03714_li03714.in[0] (.names)                                                     0.066     0.874
$abc$598497$li03714_li03714.out[0] (.names)                                                    0.065     0.939
design67_15_45_inst.large_mux_instance1021.data_out_reg[20].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                        0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design67_15_45_inst.large_mux_instance1021.data_out_reg[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.939
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#End of timing report
