
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08003a41 	.word	0x08003a41
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08001551 	.word	0x08001551
 8000070:	08001591 	.word	0x08001591
 8000074:	080015d1 	.word	0x080015d1
 8000078:	08001611 	.word	0x08001611
 800007c:	08001651 	.word	0x08001651
 8000080:	08001691 	.word	0x08001691
 8000084:	080016d1 	.word	0x080016d1
 8000088:	080003bb 	.word	0x080003bb
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001211 	.word	0x08001211
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	080003bb 	.word	0x080003bb
 80000d0:	080003bb 	.word	0x080003bb
 80000d4:	080003bb 	.word	0x080003bb
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080011e1 	.word	0x080011e1
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08001711 	.word	0x08001711
 8000100:	080003bb 	.word	0x080003bb
 8000104:	080011b1 	.word	0x080011b1
 8000108:	080003bb 	.word	0x080003bb
 800010c:	080003bb 	.word	0x080003bb
 8000110:	080003bb 	.word	0x080003bb
 8000114:	080003bb 	.word	0x080003bb
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08001751 	.word	0x08001751
 8000124:	08001791 	.word	0x08001791
 8000128:	080017d1 	.word	0x080017d1
 800012c:	08001811 	.word	0x08001811
 8000130:	08001851 	.word	0x08001851
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08001891 	.word	0x08001891
 8000154:	080018d1 	.word	0x080018d1
 8000158:	08001911 	.word	0x08001911
 800015c:	080003bb 	.word	0x080003bb
 8000160:	08001b01 	.word	0x08001b01
 8000164:	08001ce1 	.word	0x08001ce1
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	080003bb 	.word	0x080003bb
 8000198:	080003bb 	.word	0x080003bb
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080003bb 	.word	0x080003bb
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	080003bb 	.word	0x080003bb
 8000248:	080003bb 	.word	0x080003bb
 800024c:	080003bb 	.word	0x080003bb
 8000250:	080003bb 	.word	0x080003bb
 8000254:	080003bb 	.word	0x080003bb
 8000258:	080003bb 	.word	0x080003bb
 800025c:	080003bb 	.word	0x080003bb
 8000260:	080003bb 	.word	0x080003bb
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f002 fb3d 	bl	8002980 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f003 fc25 	bl	8003bb0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	080048dc 	.word	0x080048dc
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000004 	.word	0x24000004
                ldr     r1, =__bss_base__
 80003a0:	24001020 	.word	0x24001020
                ldr     r2, =__bss_end__
 80003a4:	2400271c 	.word	0x2400271c
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f003 f890 	bl	8003500 <chThdExit>
1:              b       1b
 80003e0:	e7fe      	b.n	80003e0 <__port_thread_start+0x10>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f002 ff2d 	bl	8003240 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
1:              b       1b
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d2b      	ldr	r5, [pc, #172]	; (8000670 <__init_ram_areas+0xb0>)
 80005c4:	4f2b      	ldr	r7, [pc, #172]	; (8000674 <__init_ram_areas+0xb4>)
 80005c6:	492c      	ldr	r1, [pc, #176]	; (8000678 <__init_ram_areas+0xb8>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <__init_ram_areas+0xbc>)
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4288      	cmp	r0, r1
 80005d2:	d20d      	bcs.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d3f9      	bcc.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	42b8      	cmp	r0, r7
 80005f2:	d207      	bcs.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f003 ff88 	bl	8004514 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000614:	481b      	ldr	r0, [pc, #108]	; (8000684 <__init_ram_areas+0xc4>)
 8000616:	2300      	movs	r3, #0
 8000618:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000620:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000624:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000628:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800062c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000630:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000632:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000636:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000638:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800063e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	d1f8      	bne.n	8000638 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000646:	3c20      	subs	r4, #32
 8000648:	f114 0f20 	cmn.w	r4, #32
 800064c:	d1f1      	bne.n	8000632 <__init_ram_areas+0x72>
 800064e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000652:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000656:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800065a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000668:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	080045b8 	.word	0x080045b8
 8000674:	2400271c 	.word	0x2400271c
 8000678:	2400271c 	.word	0x2400271c
 800067c:	2400271c 	.word	0x2400271c
 8000680:	080058e0 	.word	0x080058e0
 8000684:	e000ed00 	.word	0xe000ed00
	...

08000690 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000690:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000692:	f000 fde5 	bl	8001260 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000696:	f001 fa2b 	bl	8001af0 <_pal_lld_init>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800069a:	f000 fa41 	bl	8000b20 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800069e:	f000 fd37 	bl	8001110 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
 80006a2:	f000 fcd5 	bl	8001050 <sdcInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006a6:	f002 fa73 	bl	8002b90 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006ae:	f000 b807 	b.w	80006c0 <stInit>
 80006b2:	bf00      	nop
	...

080006c0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006c0:	f002 b85e 	b.w	8002780 <st_lld_init>
	...

080006d0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006d6:	4770      	bx	lr
	...

080006e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006e4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80006ee:	4770      	bx	lr

080006f0 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80006f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	0000      	movs	r0, r0
	...

08000700 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000706:	4770      	bx	lr
	...

08000710 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000714:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000716:	4604      	mov	r4, r0
 8000718:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 800071a:	42aa      	cmp	r2, r5
 800071c:	d200      	bcs.n	8000720 <iq_read+0x10>
    n = iqGetFullI(iqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000720:	69a1      	ldr	r1, [r4, #24]
 8000722:	6926      	ldr	r6, [r4, #16]
 8000724:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d318      	bcc.n	800075c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 800072a:	d80a      	bhi.n	8000742 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 800073a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000742:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000744:	4632      	mov	r2, r6
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe50 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800074c:	463a      	mov	r2, r7
 800074e:	4430      	add	r0, r6
 8000750:	68e1      	ldr	r1, [r4, #12]
 8000752:	f7ff fe4b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000756:	68e2      	ldr	r2, [r4, #12]
 8000758:	443a      	add	r2, r7
 800075a:	e7ec      	b.n	8000736 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800075c:	462a      	mov	r2, r5
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe44 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000764:	69a2      	ldr	r2, [r4, #24]
 8000766:	442a      	add	r2, r5
 8000768:	e7e5      	b.n	8000736 <iq_read+0x26>
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000770:	6883      	ldr	r3, [r0, #8]
 8000772:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800077c:	d212      	bcs.n	80007a4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800077e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000780:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000784:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000786:	42b5      	cmp	r5, r6
 8000788:	d312      	bcc.n	80007b0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078a:	d818      	bhi.n	80007be <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800078c:	462a      	mov	r2, r5
 800078e:	4639      	mov	r1, r7
 8000790:	f7ff fe2c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000794:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000796:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000798:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800079c:	1b5b      	subs	r3, r3, r5
 800079e:	60a3      	str	r3, [r4, #8]
}
 80007a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007a8:	4615      	mov	r5, r2
 80007aa:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d2ec      	bcs.n	800078a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b0:	462a      	mov	r2, r5
 80007b2:	4639      	mov	r1, r7
 80007b4:	f7ff fe1a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80007b8:	6962      	ldr	r2, [r4, #20]
 80007ba:	442a      	add	r2, r5
 80007bc:	e7eb      	b.n	8000796 <oq_write+0x26>
    s2 = n - s1;
 80007be:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c2:	4632      	mov	r2, r6
 80007c4:	4639      	mov	r1, r7
 80007c6:	f7ff fe11 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007ca:	4642      	mov	r2, r8
 80007cc:	19b9      	adds	r1, r7, r6
 80007ce:	68e0      	ldr	r0, [r4, #12]
 80007d0:	f7ff fe0c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d4:	68e2      	ldr	r2, [r4, #12]
 80007d6:	4442      	add	r2, r8
 80007d8:	e7dd      	b.n	8000796 <oq_write+0x26>
 80007da:	bf00      	nop
 80007dc:	0000      	movs	r0, r0
	...

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007e2:	4604      	mov	r4, r0
 80007e4:	460d      	mov	r5, r1
 80007e6:	461f      	mov	r7, r3
 80007e8:	4616      	mov	r6, r2
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {

  chThdQueueObjectInit(tqp);
 80007ea:	f002 fee1 	bl	80035b0 <chThdQueueObjectInit>
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 80007ee:	9b06      	ldr	r3, [sp, #24]
  iqp->q_top     = bp + size;
 80007f0:	442e      	add	r6, r5
  iqp->q_notify  = infy;
 80007f2:	61e7      	str	r7, [r4, #28]
  iqp->q_link    = link;
 80007f4:	6223      	str	r3, [r4, #32]
  iqp->q_counter = 0;
 80007f6:	2300      	movs	r3, #0
  iqp->q_buffer  = bp;
 80007f8:	e9c4 5603 	strd	r5, r6, [r4, #12]
  iqp->q_wrptr   = bp;
 80007fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
  iqp->q_counter = 0;
 8000800:	60a3      	str	r3, [r4, #8]
}
 8000802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000810 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000810:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000814:	4293      	cmp	r3, r2
 8000816:	d011      	beq.n	800083c <iqPutI+0x2c>
    iqp->q_counter++;
 8000818:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800081a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 800081c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 800081e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000820:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000822:	6144      	str	r4, [r0, #20]
 8000824:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000826:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800082a:	429a      	cmp	r2, r3
 800082c:	d301      	bcc.n	8000832 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 800082e:	68c3      	ldr	r3, [r0, #12]
 8000830:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000832:	2100      	movs	r1, #0
 8000834:	f002 fedc 	bl	80035f0 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000838:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800083a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 800083c:	6882      	ldr	r2, [r0, #8]
 800083e:	2a00      	cmp	r2, #0
 8000840:	d0ea      	beq.n	8000818 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000842:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000846:	4770      	bx	lr
	...

08000850 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000850:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000852:	2330      	movs	r3, #48	; 0x30
 8000854:	4605      	mov	r5, r0
 8000856:	460e      	mov	r6, r1
 8000858:	f383 8811 	msr	BASEPRI, r3
}
 800085c:	e003      	b.n	8000866 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800085e:	f002 feaf 	bl	80035c0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000862:	2800      	cmp	r0, #0
 8000864:	db19      	blt.n	800089a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000866:	68ac      	ldr	r4, [r5, #8]
 8000868:	4631      	mov	r1, r6
 800086a:	4628      	mov	r0, r5
 800086c:	2c00      	cmp	r4, #0
 800086e:	d0f6      	beq.n	800085e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000870:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000872:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000874:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000876:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000878:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800087a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800087c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800087e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000880:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000882:	d301      	bcc.n	8000888 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000884:	68eb      	ldr	r3, [r5, #12]
 8000886:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000888:	69eb      	ldr	r3, [r5, #28]
 800088a:	b10b      	cbz	r3, 8000890 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800088c:	4628      	mov	r0, r5
 800088e:	4798      	blx	r3
 8000890:	2300      	movs	r3, #0
 8000892:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000896:	4620      	mov	r0, r4
}
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	f384 8811 	msr	BASEPRI, r4
 800089e:	bd70      	pop	{r4, r5, r6, pc}

080008a0 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 80008a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008a4:	b083      	sub	sp, #12
 80008a6:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 80008a8:	69c6      	ldr	r6, [r0, #28]
 80008aa:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 80008ac:	9201      	str	r2, [sp, #4]
 80008ae:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80008b2:	b1ca      	cbz	r2, 80008e8 <iqReadTimeout+0x48>
 80008b4:	4683      	mov	fp, r0
 80008b6:	460d      	mov	r5, r1
 80008b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008bc:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008c0:	464a      	mov	r2, r9
 80008c2:	4629      	mov	r1, r5
 80008c4:	4658      	mov	r0, fp
 80008c6:	f7ff ff23 	bl	8000710 <iq_read>
 80008ca:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008cc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008ce:	b194      	cbz	r4, 80008f6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008d0:	b106      	cbz	r6, 80008d4 <iqReadTimeout+0x34>
        nfy(iqp);
 80008d2:	47b0      	blx	r6
 80008d4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008d8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008dc:	4425      	add	r5, r4
 80008de:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008e2:	f1b9 0f00 	cmp.w	r9, #0
 80008e6:	d1eb      	bne.n	80008c0 <iqReadTimeout+0x20>
 80008e8:	9801      	ldr	r0, [sp, #4]
 80008ea:	2300      	movs	r3, #0
 80008ec:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008f0:	b003      	add	sp, #12
 80008f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008f6:	4651      	mov	r1, sl
 80008f8:	f002 fe62 	bl	80035c0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008fc:	2800      	cmp	r0, #0
 80008fe:	d0df      	beq.n	80008c0 <iqReadTimeout+0x20>
  return max - n;
 8000900:	9b01      	ldr	r3, [sp, #4]
 8000902:	eba3 0009 	sub.w	r0, r3, r9
 8000906:	2300      	movs	r3, #0
 8000908:	f383 8811 	msr	BASEPRI, r3
}
 800090c:	b003      	add	sp, #12
 800090e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000912:	bf00      	nop
	...

08000920 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000922:	4604      	mov	r4, r0
 8000924:	460d      	mov	r5, r1
 8000926:	4616      	mov	r6, r2
 8000928:	461f      	mov	r7, r3
  chThdQueueObjectInit(tqp);
 800092a:	f002 fe41 	bl	80035b0 <chThdQueueObjectInit>
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800092e:	9b06      	ldr	r3, [sp, #24]
  oqp->q_counter = size;
 8000930:	60a6      	str	r6, [r4, #8]
  oqp->q_top     = bp + size;
 8000932:	442e      	add	r6, r5
  oqp->q_notify  = onfy;
 8000934:	61e7      	str	r7, [r4, #28]
  oqp->q_link    = link;
 8000936:	6223      	str	r3, [r4, #32]
  oqp->q_buffer  = bp;
 8000938:	e9c4 5603 	strd	r5, r6, [r4, #12]
  oqp->q_wrptr   = bp;
 800093c:	e9c4 5505 	strd	r5, r5, [r4, #20]
}
 8000940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000942:	bf00      	nop
	...

08000950 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000952:	2330      	movs	r3, #48	; 0x30
 8000954:	4604      	mov	r4, r0
 8000956:	460f      	mov	r7, r1
 8000958:	4616      	mov	r6, r2
 800095a:	f383 8811 	msr	BASEPRI, r3
}
 800095e:	e003      	b.n	8000968 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000960:	f002 fe2e 	bl	80035c0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000964:	2800      	cmp	r0, #0
 8000966:	db19      	blt.n	800099c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000968:	68a5      	ldr	r5, [r4, #8]
 800096a:	4631      	mov	r1, r6
 800096c:	4620      	mov	r0, r4
 800096e:	2d00      	cmp	r5, #0
 8000970:	d0f6      	beq.n	8000960 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000972:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000974:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000976:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000978:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800097a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800097c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800097e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000980:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000984:	429a      	cmp	r2, r3
 8000986:	d301      	bcc.n	800098c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000988:	68e3      	ldr	r3, [r4, #12]
 800098a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800098c:	69e3      	ldr	r3, [r4, #28]
 800098e:	b10b      	cbz	r3, 8000994 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000990:	4620      	mov	r0, r4
 8000992:	4798      	blx	r3
 8000994:	2000      	movs	r0, #0
 8000996:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800099a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800099c:	f385 8811 	msr	BASEPRI, r5
 80009a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009a2:	bf00      	nop
	...

080009b0 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80009b0:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d010      	beq.n	80009da <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 80009b8:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009ba:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 80009bc:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 80009be:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80009c0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80009c2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009c4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80009c6:	6903      	ldr	r3, [r0, #16]
 80009c8:	4299      	cmp	r1, r3
 80009ca:	d301      	bcc.n	80009d0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80009cc:	68c3      	ldr	r3, [r0, #12]
 80009ce:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 80009d0:	2100      	movs	r1, #0
 80009d2:	f002 fe0d 	bl	80035f0 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 80009d6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009d8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009da:	6882      	ldr	r2, [r0, #8]
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d0eb      	beq.n	80009b8 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
	...

080009f0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009f4:	b083      	sub	sp, #12
 80009f6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009f8:	69c6      	ldr	r6, [r0, #28]
 80009fa:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009fc:	9201      	str	r2, [sp, #4]
 80009fe:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8000a02:	b1ca      	cbz	r2, 8000a38 <oqWriteTimeout+0x48>
 8000a04:	4683      	mov	fp, r0
 8000a06:	460d      	mov	r5, r1
 8000a08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8000a0c:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 8000a10:	464a      	mov	r2, r9
 8000a12:	4629      	mov	r1, r5
 8000a14:	4658      	mov	r0, fp
 8000a16:	f7ff feab 	bl	8000770 <oq_write>
 8000a1a:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 8000a1c:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 8000a1e:	b194      	cbz	r4, 8000a46 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8000a20:	b106      	cbz	r6, 8000a24 <oqWriteTimeout+0x34>
        nfy(oqp);
 8000a22:	47b0      	blx	r6
 8000a24:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000a28:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000a2c:	4425      	add	r5, r4
 8000a2e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000a32:	f1b9 0f00 	cmp.w	r9, #0
 8000a36:	d1eb      	bne.n	8000a10 <oqWriteTimeout+0x20>
 8000a38:	9801      	ldr	r0, [sp, #4]
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a40:	b003      	add	sp, #12
 8000a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a46:	4651      	mov	r1, sl
 8000a48:	f002 fdba 	bl	80035c0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d0df      	beq.n	8000a10 <oqWriteTimeout+0x20>
  return max - n;
 8000a50:	9b01      	ldr	r3, [sp, #4]
 8000a52:	eba3 0009 	sub.w	r0, r3, r9
 8000a56:	2300      	movs	r3, #0
 8000a58:	f383 8811 	msr	BASEPRI, r3
}
 8000a5c:	b003      	add	sp, #12
 8000a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a62:	bf00      	nop
	...

08000a70 <_mmcsd_get_slice>:
  osalDbgCheck((end >= start) && ((end - start) < 32U));

  startidx = start / 32U;
  startoff = start % 32U;
  endidx   = end / 32U;
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a70:	f001 0c1f 	and.w	ip, r1, #31
 8000a74:	2301      	movs	r3, #1
  endidx   = end / 32U;
 8000a76:	0949      	lsrs	r1, r1, #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a78:	f10c 0c01 	add.w	ip, ip, #1

  /* One or two pieces?*/
  if (startidx < endidx) {
 8000a7c:	ebb1 1f52 	cmp.w	r1, r2, lsr #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a80:	fa03 f30c 	lsl.w	r3, r3, ip
                          uint32_t start) {
 8000a84:	b510      	push	{r4, lr}
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a86:	f103 33ff 	add.w	r3, r3, #4294967295
  startidx = start / 32U;
 8000a8a:	ea4f 1452 	mov.w	r4, r2, lsr #5
  startoff = start % 32U;
 8000a8e:	f002 0e1f 	and.w	lr, r2, #31
  if (startidx < endidx) {
 8000a92:	d805      	bhi.n	8000aa0 <_mmcsd_get_slice+0x30>
    return (data[startidx] >> startoff) |               /* Two pieces case. */
           ((data[endidx] & endmask) << (32U - startoff));
  }
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a94:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8000a98:	4018      	ands	r0, r3
 8000a9a:	fa20 f00e 	lsr.w	r0, r0, lr
}
 8000a9e:	bd10      	pop	{r4, pc}
           ((data[endidx] & endmask) << (32U - startoff));
 8000aa0:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000aa4:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
           ((data[endidx] & endmask) << (32U - startoff));
 8000aa8:	ea03 0001 	and.w	r0, r3, r1
 8000aac:	f1ce 0120 	rsb	r1, lr, #32
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ab0:	fa22 f30e 	lsr.w	r3, r2, lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000ab4:	4088      	lsls	r0, r1
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ab6:	4318      	orrs	r0, r3
}
 8000ab8:	bd10      	pop	{r4, pc}
 8000aba:	bf00      	nop
 8000abc:	0000      	movs	r0, r0
	...

08000ac0 <_mmcsd_get_capacity>:
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000ac0:	68c3      	ldr	r3, [r0, #12]
uint32_t _mmcsd_get_capacity(const uint32_t *csd) {
  uint32_t a, b, c;

  osalDbgCheck(NULL != csd);

  switch (_mmcsd_get_slice(csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000ac2:	0f9b      	lsrs	r3, r3, #30
 8000ac4:	d008      	beq.n	8000ad8 <_mmcsd_get_capacity+0x18>
           ((data[endidx] & endmask) << (32U - startoff));
 8000ac6:	6883      	ldr	r3, [r0, #8]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ac8:	88c2      	ldrh	r2, [r0, #6]
           ((data[endidx] & endmask) << (32U - startoff));
 8000aca:	0418      	lsls	r0, r3, #16
 8000acc:	f400 107c 	and.w	r0, r0, #4128768	; 0x3f0000
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ad0:	4310      	orrs	r0, r2
    b = _mmcsd_get_slice(csd, MMCSD_CSD_10_C_SIZE_MULT_SLICE);
    c = _mmcsd_get_slice(csd, MMCSD_CSD_10_READ_BL_LEN_SLICE);
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
  case 1:
    /* CSD version 2.0.*/
    return 1024U * (_mmcsd_get_slice(csd, MMCSD_CSD_20_C_SIZE_SLICE) + 1U);
 8000ad2:	3001      	adds	r0, #1
 8000ad4:	0280      	lsls	r0, r0, #10
  default:
    /* Reserved value detected.*/
    break;
  }
  return 0U;
}
 8000ad6:	4770      	bx	lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000ad8:	6882      	ldr	r2, [r0, #8]
 8000ada:	f640 73fc 	movw	r3, #4092	; 0xffc
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ade:	6841      	ldr	r1, [r0, #4]
           ((data[endidx] & endmask) << (32U - startoff));
 8000ae0:	ea03 0082 	and.w	r0, r3, r2, lsl #2
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000ae4:	f3c2 4203 	ubfx	r2, r2, #16, #4
 8000ae8:	f3c1 33c2 	ubfx	r3, r1, #15, #3
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000aec:	ea40 7091 	orr.w	r0, r0, r1, lsr #30
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
 8000af0:	3a09      	subs	r2, #9
 8000af2:	3302      	adds	r3, #2
 8000af4:	3001      	adds	r0, #1
 8000af6:	4098      	lsls	r0, r3
 8000af8:	4090      	lsls	r0, r2
 8000afa:	4770      	bx	lr
 8000afc:	0000      	movs	r0, r0
	...

08000b00 <_mmcsd_get_capacity_ext>:
uint32_t _mmcsd_get_capacity_ext(const uint8_t *ext_csd) {

  osalDbgCheck(NULL != ext_csd);

  return ((uint32_t)ext_csd[215] << 24U) +
         ((uint32_t)ext_csd[214] << 16U) +
 8000b00:	f890 30d6 	ldrb.w	r3, [r0, #214]	; 0xd6
  return ((uint32_t)ext_csd[215] << 24U) +
 8000b04:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
         ((uint32_t)ext_csd[214] << 16U) +
 8000b08:	041b      	lsls	r3, r3, #16
         ((uint32_t)ext_csd[213] << 8U)  +
         (uint32_t)ext_csd[212];
 8000b0a:	f890 20d4 	ldrb.w	r2, [r0, #212]	; 0xd4
         ((uint32_t)ext_csd[213] << 8U)  +
 8000b0e:	f890 00d5 	ldrb.w	r0, [r0, #213]	; 0xd5
  return ((uint32_t)ext_csd[215] << 24U) +
 8000b12:	eb03 6301 	add.w	r3, r3, r1, lsl #24
         ((uint32_t)ext_csd[213] << 8U)  +
 8000b16:	4413      	add	r3, r2
}
 8000b18:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 8000b20:	f001 b93e 	b.w	8001da0 <i2c_lld_init>
	...

08000b30 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8000b30:	4603      	mov	r3, r0

  i2cp->state  = I2C_STOP;
 8000b32:	2101      	movs	r1, #1
  i2cp->config = NULL;
 8000b34:	2200      	movs	r2, #0
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000b36:	300c      	adds	r0, #12
  i2cp->state  = I2C_STOP;
 8000b38:	7019      	strb	r1, [r3, #0]
  i2cp->config = NULL;
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	f002 bde8 	b.w	8003710 <chMtxObjectInit>

08000b40 <i2cStart>:
 * @param[in] config    pointer to the @p I2CConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t i2cStart(I2CDriver *i2cp, const I2CConfig *config) {
 8000b40:	b510      	push	{r4, lr}
 8000b42:	2330      	movs	r3, #48	; 0x30
 8000b44:	4604      	mov	r4, r0
 8000b46:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((i2cp->state == I2C_STOP) || (i2cp->state == I2C_READY) ||
                (i2cp->state == I2C_LOCKED), "invalid state");

  i2cp->config = config;
 8000b4a:	6041      	str	r1, [r0, #4]
  }
  else {
    i2cp->state = I2C_STOP;
  }
#else
  i2c_lld_start(i2cp);
 8000b4c:	f001 f948 	bl	8001de0 <i2c_lld_start>
  i2cp->state = I2C_READY;
 8000b50:	2302      	movs	r3, #2
 8000b52:	2000      	movs	r0, #0
 8000b54:	7023      	strb	r3, [r4, #0]
 8000b56:	f380 8811 	msr	BASEPRI, r0
#endif

  osalSysUnlock();

  return msg;
}
 8000b5a:	bd10      	pop	{r4, pc}
 8000b5c:	0000      	movs	r0, r0
	...

08000b60 <i2cMasterTransmitTimeout>:
                               i2caddr_t addr,
                               const uint8_t *txbuf,
                               size_t txbytes,
                               uint8_t *rxbuf,
                               size_t rxbytes,
                               sysinterval_t timeout) {
 8000b60:	b530      	push	{r4, r5, lr}
 8000b62:	b085      	sub	sp, #20
 8000b64:	4604      	mov	r4, r0
 8000b66:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8000b6a:	9d08      	ldr	r5, [sp, #32]
 8000b6c:	f38c 8811 	msr	BASEPRI, ip
  osalDbgAssert(i2cp->state == I2C_READY, "not ready");

  osalSysLock();
  i2cp->errors = I2C_NO_ERROR;
  i2cp->state = I2C_ACTIVE_TX;
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8000b70:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8000b74:	f8cd c008 	str.w	ip, [sp, #8]
 8000b78:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8000b7c:	e9cd 5c00 	strd	r5, ip, [sp]
  i2cp->state = I2C_ACTIVE_TX;
 8000b80:	f04f 0c03 	mov.w	ip, #3
  i2cp->errors = I2C_NO_ERROR;
 8000b84:	2500      	movs	r5, #0
  i2cp->state = I2C_ACTIVE_TX;
 8000b86:	f880 c000 	strb.w	ip, [r0]
  i2cp->errors = I2C_NO_ERROR;
 8000b8a:	6085      	str	r5, [r0, #8]
  rdymsg = i2c_lld_master_transmit_timeout(i2cp, addr, txbuf, txbytes,
 8000b8c:	f001 f998 	bl	8001ec0 <i2c_lld_master_transmit_timeout>
                                           rxbuf, rxbytes, timeout);
  if (rdymsg == MSG_TIMEOUT) {
    i2cp->state = I2C_LOCKED;
 8000b90:	1c43      	adds	r3, r0, #1
 8000b92:	bf14      	ite	ne
 8000b94:	2302      	movne	r3, #2
 8000b96:	2305      	moveq	r3, #5
 8000b98:	7023      	strb	r3, [r4, #0]
 8000b9a:	f385 8811 	msr	BASEPRI, r5
  else {
    i2cp->state = I2C_READY;
  }
  osalSysUnlock();
  return rdymsg;
}
 8000b9e:	b005      	add	sp, #20
 8000ba0:	bd30      	pop	{r4, r5, pc}
 8000ba2:	bf00      	nop
	...

08000bb0 <sdcGetInfo>:
 */
bool sdcGetInfo(SDCDriver *sdcp, BlockDeviceInfo *bdip) {

  osalDbgCheck((sdcp != NULL) && (bdip != NULL));

  if (sdcp->state != BLK_READY) {
 8000bb0:	7903      	ldrb	r3, [r0, #4]
 8000bb2:	2b05      	cmp	r3, #5
 8000bb4:	d106      	bne.n	8000bc4 <sdcGetInfo+0x14>
    return HAL_FAILED;
  }

  bdip->blk_num = sdcp->capacity;
 8000bb6:	6a82      	ldr	r2, [r0, #40]	; 0x28
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000bb8:	f44f 7300 	mov.w	r3, #512	; 0x200

  return HAL_SUCCESS;
 8000bbc:	2000      	movs	r0, #0
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000bbe:	e9c1 3200 	strd	r3, r2, [r1]
  return HAL_SUCCESS;
 8000bc2:	4770      	bx	lr
    return HAL_FAILED;
 8000bc4:	2001      	movs	r0, #1
}
 8000bc6:	4770      	bx	lr
	...

08000bd0 <_sdc_wait_for_transfer_state_internal>:
                                                  bool crc_check) {
 8000bd0:	b570      	push	{r4, r5, r6, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000bd2:	4e12      	ldr	r6, [pc, #72]	; (8000c1c <_sdc_wait_for_transfer_state_internal+0x4c>)
                                                  bool crc_check) {
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	460d      	mov	r5, r1
 8000bda:	e011      	b.n	8000c00 <_sdc_wait_for_transfer_state_internal+0x30>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000bdc:	f001 fb38 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000be0:	4603      	mov	r3, r0
  chThdSleep(delay);
 8000be2:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000be4:	b9bb      	cbnz	r3, 8000c16 <_sdc_wait_for_transfer_state_internal+0x46>
 8000be6:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000be8:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000bec:	4232      	tst	r2, r6
    switch (MMCSD_R1_STS(resp[0])) {
 8000bee:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000bf2:	d10f      	bne.n	8000c14 <_sdc_wait_for_transfer_state_internal+0x44>
    switch (MMCSD_R1_STS(resp[0])) {
 8000bf4:	2904      	cmp	r1, #4
 8000bf6:	d00e      	beq.n	8000c16 <_sdc_wait_for_transfer_state_internal+0x46>
 8000bf8:	2a02      	cmp	r2, #2
 8000bfa:	d80b      	bhi.n	8000c14 <_sdc_wait_for_transfer_state_internal+0x44>
 8000bfc:	f002 fca8 	bl	8003550 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000c00:	ab01      	add	r3, sp, #4
 8000c02:	210d      	movs	r1, #13
 8000c04:	4620      	mov	r0, r4
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000c06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (crc_check) {
 8000c08:	2d00      	cmp	r5, #0
 8000c0a:	d1e7      	bne.n	8000bdc <_sdc_wait_for_transfer_state_internal+0xc>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000c0c:	f001 fb08 	bl	8002220 <sdc_lld_send_cmd_short>
 8000c10:	4603      	mov	r3, r0
 8000c12:	e7e6      	b.n	8000be2 <_sdc_wait_for_transfer_state_internal+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000c14:	2301      	movs	r3, #1
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	b002      	add	sp, #8
 8000c1a:	bd70      	pop	{r4, r5, r6, pc}
 8000c1c:	fdffe008 	.word	0xfdffe008

08000c20 <sdcRead>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c20:	f103 3cff 	add.w	ip, r3, #4294967295
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000c24:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c26:	448c      	add	ip, r1
 8000c28:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000c2c:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c2e:	45f4      	cmp	ip, lr
 8000c30:	d905      	bls.n	8000c3e <sdcRead+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000c32:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000c34:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c3a:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000c3c:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_READING;
 8000c3e:	f04f 0c06 	mov.w	ip, #6
 8000c42:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_read(sdcp, startblk, buf, n);
 8000c46:	f001 fd33 	bl	80026b0 <sdc_lld_read>
  sdcp->state = BLK_READY;
 8000c4a:	2305      	movs	r3, #5
 8000c4c:	7123      	strb	r3, [r4, #4]
}
 8000c4e:	bd10      	pop	{r4, pc}

08000c50 <sdcWrite>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c50:	f103 3cff 	add.w	ip, r3, #4294967295
              const uint8_t *buf, uint32_t n) {
 8000c54:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c56:	448c      	add	ip, r1
 8000c58:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
              const uint8_t *buf, uint32_t n) {
 8000c5c:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000c5e:	45f4      	cmp	ip, lr
 8000c60:	d905      	bls.n	8000c6e <sdcWrite+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000c62:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000c64:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c6a:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000c6c:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_WRITING;
 8000c6e:	f04f 0c07 	mov.w	ip, #7
 8000c72:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_write(sdcp, startblk, buf, n);
 8000c76:	f001 fd43 	bl	8002700 <sdc_lld_write>
  sdcp->state = BLK_READY;
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	7123      	strb	r3, [r4, #4]
}
 8000c7e:	bd10      	pop	{r4, pc}

08000c80 <sdcSync>:
bool sdcSync(SDCDriver *sdcp) {
 8000c80:	b538      	push	{r3, r4, r5, lr}
  if (sdcp->state != BLK_READY) {
 8000c82:	7905      	ldrb	r5, [r0, #4]
 8000c84:	2d05      	cmp	r5, #5
 8000c86:	d001      	beq.n	8000c8c <sdcSync+0xc>
    return HAL_FAILED;
 8000c88:	2001      	movs	r0, #1
}
 8000c8a:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_SYNCING;
 8000c8c:	2308      	movs	r3, #8
 8000c8e:	4604      	mov	r4, r0
 8000c90:	7103      	strb	r3, [r0, #4]
  result = sdc_lld_sync(sdcp);
 8000c92:	f001 fd5d 	bl	8002750 <sdc_lld_sync>
  sdcp->state = BLK_READY;
 8000c96:	7125      	strb	r5, [r4, #4]
}
 8000c98:	bd38      	pop	{r3, r4, r5, pc}
 8000c9a:	bf00      	nop
 8000c9c:	0000      	movs	r0, r0
	...

08000ca0 <sdcDisconnect>:
bool sdcDisconnect(SDCDriver *sdcp) {
 8000ca0:	b538      	push	{r3, r4, r5, lr}
 8000ca2:	2330      	movs	r3, #48	; 0x30
 8000ca4:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->state == BLK_ACTIVE) {
 8000ca8:	7903      	ldrb	r3, [r0, #4]
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d010      	beq.n	8000cd0 <sdcDisconnect+0x30>
  sdcp->state = BLK_DISCONNECTING;
 8000cae:	2204      	movs	r2, #4
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	7102      	strb	r2, [r0, #4]
 8000cb6:	f383 8811 	msr	BASEPRI, r3
  return _sdc_wait_for_transfer_state_internal(sdcp, true);
 8000cba:	2101      	movs	r1, #1
 8000cbc:	f7ff ff88 	bl	8000bd0 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8000cc0:	4605      	mov	r5, r0
    sdc_lld_stop_clk(sdcp);
 8000cc2:	4620      	mov	r0, r4
  sdc_lld_stop_clk(sdcp);
 8000cc4:	f001 fa7c 	bl	80021c0 <sdc_lld_stop_clk>
  sdcp->state = BLK_ACTIVE;
 8000cc8:	2302      	movs	r3, #2
}
 8000cca:	4628      	mov	r0, r5
  sdcp->state = BLK_ACTIVE;
 8000ccc:	7123      	strb	r3, [r4, #4]
}
 8000cce:	bd38      	pop	{r3, r4, r5, pc}
 8000cd0:	2500      	movs	r5, #0
 8000cd2:	f385 8811 	msr	BASEPRI, r5
 8000cd6:	4628      	mov	r0, r5
 8000cd8:	bd38      	pop	{r3, r4, r5, pc}
 8000cda:	bf00      	nop
 8000cdc:	0000      	movs	r0, r0
	...

08000ce0 <sdcConnect>:
  sdcp->state = BLK_CONNECTING;
 8000ce0:	2303      	movs	r3, #3
bool sdcConnect(SDCDriver *sdcp) {
 8000ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sdcp->state = BLK_CONNECTING;
 8000ce6:	7103      	strb	r3, [r0, #4]
bool sdcConnect(SDCDriver *sdcp) {
 8000ce8:	b084      	sub	sp, #16
 8000cea:	4604      	mov	r4, r0
  sdc_lld_start_clk(sdcp);
 8000cec:	f001 fa00 	bl	80020f0 <sdc_lld_start_clk>
  sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	4611      	mov	r1, r2
 8000cf6:	f001 fa83 	bl	8002200 <sdc_lld_send_cmd_none>
  if (!sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_IF_COND,
 8000cfa:	ab03      	add	r3, sp, #12
 8000cfc:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8000d00:	2108      	movs	r1, #8
 8000d02:	4620      	mov	r0, r4
 8000d04:	f001 faa4 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000d08:	b9e8      	cbnz	r0, 8000d46 <sdcConnect+0x66>
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000d0a:	9b03      	ldr	r3, [sp, #12]
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000d0c:	2201      	movs	r2, #1
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000d0e:	f3c3 2303 	ubfx	r3, r3, #8, #4
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000d12:	6322      	str	r2, [r4, #48]	; 0x30
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d009      	beq.n	8000d2c <sdcConnect+0x4c>
  sdc_lld_stop_clk(sdcp);
 8000d18:	4620      	mov	r0, r4
  return HAL_FAILED;
 8000d1a:	2501      	movs	r5, #1
  sdc_lld_stop_clk(sdcp);
 8000d1c:	f001 fa50 	bl	80021c0 <sdc_lld_stop_clk>
  return HAL_FAILED;
 8000d20:	2302      	movs	r3, #2
}
 8000d22:	4628      	mov	r0, r5
  sdcp->state = BLK_READY;
 8000d24:	7123      	strb	r3, [r4, #4]
}
 8000d26:	b004      	add	sp, #16
 8000d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	ab03      	add	r3, sp, #12
 8000d30:	2137      	movs	r1, #55	; 0x37
 8000d32:	4620      	mov	r0, r4
 8000d34:	f001 fa8c 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000d38:	2800      	cmp	r0, #0
 8000d3a:	d1ed      	bne.n	8000d18 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000d3c:	9a03      	ldr	r2, [sp, #12]
 8000d3e:	4ba6      	ldr	r3, [pc, #664]	; (8000fd8 <sdcConnect+0x2f8>)
 8000d40:	4013      	ands	r3, r2
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d42:	b18b      	cbz	r3, 8000d68 <sdcConnect+0x88>
 8000d44:	e7e8      	b.n	8000d18 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d46:	ab03      	add	r3, sp, #12
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2137      	movs	r1, #55	; 0x37
 8000d4c:	4620      	mov	r0, r4
 8000d4e:	f001 fa7f 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000d52:	2800      	cmp	r0, #0
 8000d54:	d135      	bne.n	8000dc2 <sdcConnect+0xe2>
        MMCSD_R1_ERROR(resp[0])) {
 8000d56:	9b03      	ldr	r3, [sp, #12]
 8000d58:	4a9f      	ldr	r2, [pc, #636]	; (8000fd8 <sdcConnect+0x2f8>)
 8000d5a:	401a      	ands	r2, r3
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d5c:	bb8a      	cbnz	r2, 8000dc2 <sdcConnect+0xe2>
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4620      	mov	r0, r4
      sdcp->cardmode = SDC_MODE_CARDTYPE_SDV11;
 8000d62:	6322      	str	r2, [r4, #48]	; 0x30
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000d64:	f001 fa4c 	bl	8002200 <sdc_lld_send_cmd_none>
  if ((sdcp->cardmode &  SDC_MODE_CARDTYPE_MASK) == SDC_MODE_CARDTYPE_MMC) {
 8000d68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d6a:	f003 030f 	and.w	r3, r3, #15
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d029      	beq.n	8000dc6 <sdcConnect+0xe6>
    ocr = SDC_INIT_OCR;
 8000d72:	4f9a      	ldr	r7, [pc, #616]	; (8000fdc <sdcConnect+0x2fc>)
 8000d74:	2564      	movs	r5, #100	; 0x64
 8000d76:	4a9a      	ldr	r2, [pc, #616]	; (8000fe0 <sdcConnect+0x300>)
        MMCSD_R1_ERROR(resp[0])) {
 8000d78:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8000fd8 <sdcConnect+0x2f8>
    ocr = SDC_INIT_OCR;
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	bf18      	it	ne
 8000d80:	4617      	movne	r7, r2
  i = 0;
 8000d82:	e010      	b.n	8000da6 <sdcConnect+0xc6>
        MMCSD_R1_ERROR(resp[0])) {
 8000d84:	9e03      	ldr	r6, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d86:	ea16 0f08 	tst.w	r6, r8
 8000d8a:	d1c5      	bne.n	8000d18 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d8c:	f001 fa48 	bl	8002220 <sdc_lld_send_cmd_short>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2064      	movs	r0, #100	; 0x64
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1bf      	bne.n	8000d18 <sdcConnect+0x38>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d98:	9b03      	ldr	r3, [sp, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	db28      	blt.n	8000df0 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d9e:	3d01      	subs	r5, #1
 8000da0:	d0ba      	beq.n	8000d18 <sdcConnect+0x38>
 8000da2:	f002 fbd5 	bl	8003550 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000da6:	ab03      	add	r3, sp, #12
 8000da8:	2200      	movs	r2, #0
 8000daa:	2137      	movs	r1, #55	; 0x37
 8000dac:	4620      	mov	r0, r4
 8000dae:	f001 fa4f 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000db2:	4606      	mov	r6, r0
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000db4:	ab03      	add	r3, sp, #12
 8000db6:	463a      	mov	r2, r7
 8000db8:	2129      	movs	r1, #41	; 0x29
 8000dba:	4620      	mov	r0, r4
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000dbc:	2e00      	cmp	r6, #0
 8000dbe:	d0e1      	beq.n	8000d84 <sdcConnect+0xa4>
 8000dc0:	e7aa      	b.n	8000d18 <sdcConnect+0x38>
      sdcp->cardmode = SDC_MODE_CARDTYPE_MMC;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	6323      	str	r3, [r4, #48]	; 0x30
bool sdcConnect(SDCDriver *sdcp) {
 8000dc6:	2564      	movs	r5, #100	; 0x64
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000dc8:	4e86      	ldr	r6, [pc, #536]	; (8000fe4 <sdcConnect+0x304>)
 8000dca:	e006      	b.n	8000dda <sdcConnect+0xfa>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000dcc:	9b03      	ldr	r3, [sp, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db0e      	blt.n	8000df0 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000dd2:	3d01      	subs	r5, #1
 8000dd4:	d0a0      	beq.n	8000d18 <sdcConnect+0x38>
 8000dd6:	f002 fbbb 	bl	8003550 <chThdSleep>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000dda:	ab03      	add	r3, sp, #12
 8000ddc:	4632      	mov	r2, r6
 8000dde:	2101      	movs	r1, #1
 8000de0:	4620      	mov	r0, r4
 8000de2:	f001 fa1d 	bl	8002220 <sdc_lld_send_cmd_short>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2064      	movs	r0, #100	; 0x64
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0ee      	beq.n	8000dcc <sdcConnect+0xec>
 8000dee:	e793      	b.n	8000d18 <sdcConnect+0x38>
      if ((resp[0] & 0x40000000U) != 0U) {
 8000df0:	005a      	lsls	r2, r3, #1
 8000df2:	d503      	bpl.n	8000dfc <sdcConnect+0x11c>
        sdcp->cardmode |= SDC_MODE_HIGH_CAPACITY;
 8000df4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000df6:	f043 0310 	orr.w	r3, r3, #16
 8000dfa:	6323      	str	r3, [r4, #48]	; 0x30
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_ALL_SEND_CID, 0, sdcp->cid)) {
 8000dfc:	f104 0308 	add.w	r3, r4, #8
 8000e00:	2200      	movs	r2, #0
 8000e02:	2102      	movs	r1, #2
 8000e04:	4620      	mov	r0, r4
 8000e06:	f001 fa3b 	bl	8002280 <sdc_lld_send_cmd_long_crc>
 8000e0a:	2800      	cmp	r0, #0
 8000e0c:	d184      	bne.n	8000d18 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_RELATIVE_ADDR,
 8000e0e:	4602      	mov	r2, r0
 8000e10:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8000e14:	2103      	movs	r1, #3
 8000e16:	4620      	mov	r0, r4
 8000e18:	f001 fa1a 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000e1c:	2800      	cmp	r0, #0
 8000e1e:	f47f af7b 	bne.w	8000d18 <sdcConnect+0x38>
                                sdcp->rca, sdcp->csd)) {
 8000e22:	f104 0618 	add.w	r6, r4, #24
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_SEND_CSD,
 8000e26:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e28:	2109      	movs	r1, #9
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	4633      	mov	r3, r6
 8000e2e:	f001 fa27 	bl	8002280 <sdc_lld_send_cmd_long_crc>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	f47f af70 	bne.w	8000d18 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEL_DESEL_CARD,
 8000e38:	ab02      	add	r3, sp, #8
 8000e3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e3c:	2107      	movs	r1, #7
 8000e3e:	4620      	mov	r0, r4
 8000e40:	f001 fa06 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000e44:	4605      	mov	r5, r0
 8000e46:	2800      	cmp	r0, #0
 8000e48:	f47f af66 	bne.w	8000d18 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000e4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e4e:	f003 030f 	and.w	r3, r3, #15
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d065      	beq.n	8000f22 <sdcConnect+0x242>
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000e56:	227e      	movs	r2, #126	; 0x7e
 8000e58:	217f      	movs	r1, #127	; 0x7f
 8000e5a:	4630      	mov	r0, r6
  uint8_t *tmp = sdcp->buf;
 8000e5c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000e5e:	f7ff fe07 	bl	8000a70 <_mmcsd_get_slice>
 8000e62:	b170      	cbz	r0, 8000e82 <sdcConnect+0x1a2>
  if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, 0)) {
 8000e64:	2306      	movs	r3, #6
 8000e66:	2240      	movs	r2, #64	; 0x40
 8000e68:	4639      	mov	r1, r7
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	9500      	str	r5, [sp, #0]
 8000e6e:	f001 fa27 	bl	80022c0 <sdc_lld_read_special>
 8000e72:	2800      	cmp	r0, #0
 8000e74:	f47f af50 	bne.w	8000d18 <sdcConnect+0x38>
  if ((sdc_cmd6_extract_info(SD_SWITCH_FUNCTION_SPEED, tmp) & 2U) == 2U) {
 8000e78:	89bb      	ldrh	r3, [r7, #12]
 8000e7a:	ba5b      	rev16	r3, r3
 8000e7c:	079b      	lsls	r3, r3, #30
 8000e7e:	f100 8094 	bmi.w	8000faa <sdcConnect+0x2ca>
    *clk = SDC_CLK_25MHz;
 8000e82:	2100      	movs	r1, #0
  sdc_lld_set_data_clk(sdcp, clk);
 8000e84:	4620      	mov	r0, r4
 8000e86:	f001 f95b 	bl	8002140 <sdc_lld_set_data_clk>
  return _sdc_wait_for_transfer_state_internal(sdcp, false);
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	f7ff fe9f 	bl	8000bd0 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state_nocrc(sdcp) != HAL_SUCCESS) {
 8000e92:	4605      	mov	r5, r0
 8000e94:	2800      	cmp	r0, #0
 8000e96:	f47f af3f 	bne.w	8000d18 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000e9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e9c:	f003 030f 	and.w	r3, r3, #15
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d06b      	beq.n	8000f7c <sdcConnect+0x29c>
    sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	f7ff fe0b 	bl	8000ac0 <_mmcsd_get_capacity>
      sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000eaa:	62a0      	str	r0, [r4, #40]	; 0x28
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BLOCKLEN,
 8000eac:	ab02      	add	r3, sp, #8
 8000eae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eb2:	2110      	movs	r1, #16
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	f001 f9cb 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000eba:	4605      	mov	r5, r0
 8000ebc:	2800      	cmp	r0, #0
 8000ebe:	f47f af2b 	bne.w	8000d18 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000ec2:	9b02      	ldr	r3, [sp, #8]
 8000ec4:	4e44      	ldr	r6, [pc, #272]	; (8000fd8 <sdcConnect+0x2f8>)
                                 MMCSD_BLOCK_SIZE, resp) ||
 8000ec6:	4233      	tst	r3, r6
 8000ec8:	f47f af26 	bne.w	8000d18 <sdcConnect+0x38>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000ecc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ece:	f013 0f0e 	tst.w	r3, #14
 8000ed2:	f003 020f 	and.w	r2, r3, #15
 8000ed6:	d133      	bne.n	8000f40 <sdcConnect+0x260>
  if (SDC_MODE_1BIT == sdcp->config->bus_width) {
 8000ed8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000eda:	7819      	ldrb	r1, [r3, #0]
 8000edc:	b1f9      	cbz	r1, 8000f1e <sdcConnect+0x23e>
  else if (SDC_MODE_4BIT == sdcp->config->bus_width) {
 8000ede:	2901      	cmp	r1, #1
 8000ee0:	f47f af1a 	bne.w	8000d18 <sdcConnect+0x38>
    sdc_lld_set_bus_mode(sdcp, SDC_MODE_4BIT);
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f001 f973 	bl	80021d0 <sdc_lld_set_bus_mode>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000eea:	ab03      	add	r3, sp, #12
 8000eec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000eee:	2137      	movs	r1, #55	; 0x37
 8000ef0:	4620      	mov	r0, r4
 8000ef2:	f001 f9ad 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000ef6:	2800      	cmp	r0, #0
 8000ef8:	f47f af0e 	bne.w	8000d18 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000efc:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000efe:	4233      	tst	r3, r6
 8000f00:	f47f af0a 	bne.w	8000d18 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000f04:	ab03      	add	r3, sp, #12
 8000f06:	2202      	movs	r2, #2
 8000f08:	2106      	movs	r1, #6
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	f001 f9a0 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000f10:	2800      	cmp	r0, #0
 8000f12:	f47f af01 	bne.w	8000d18 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000f16:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000f18:	4233      	tst	r3, r6
 8000f1a:	f47f aefd 	bne.w	8000d18 <sdcConnect+0x38>
  return HAL_SUCCESS;
 8000f1e:	2305      	movs	r3, #5
 8000f20:	e6ff      	b.n	8000d22 <sdcConnect+0x42>
  if (!(sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000f22:	ab03      	add	r3, sp, #12
 8000f24:	4a30      	ldr	r2, [pc, #192]	; (8000fe8 <sdcConnect+0x308>)
 8000f26:	2106      	movs	r1, #6
 8000f28:	4620      	mov	r0, r4
 8000f2a:	f001 f991 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000f2e:	2800      	cmp	r0, #0
 8000f30:	d1a7      	bne.n	8000e82 <sdcConnect+0x1a2>
                                   MMCSD_R1_ERROR(resp[0]))) {
 8000f32:	9b03      	ldr	r3, [sp, #12]
 8000f34:	4928      	ldr	r1, [pc, #160]	; (8000fd8 <sdcConnect+0x2f8>)
 8000f36:	4019      	ands	r1, r3
  *clk = SDC_CLK_25MHz;
 8000f38:	fab1 f181 	clz	r1, r1
 8000f3c:	0949      	lsrs	r1, r1, #5
 8000f3e:	e7a1      	b.n	8000e84 <sdcConnect+0x1a4>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000f40:	2a02      	cmp	r2, #2
 8000f42:	f47f aee9 	bne.w	8000d18 <sdcConnect+0x38>
  switch (sdcp->config->bus_width) {
 8000f46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f48:	7819      	ldrb	r1, [r3, #0]
 8000f4a:	2901      	cmp	r1, #1
 8000f4c:	d041      	beq.n	8000fd2 <sdcConnect+0x2f2>
 8000f4e:	2902      	cmp	r1, #2
 8000f50:	d03d      	beq.n	8000fce <sdcConnect+0x2ee>
 8000f52:	2900      	cmp	r1, #0
 8000f54:	d0e3      	beq.n	8000f1e <sdcConnect+0x23e>
 8000f56:	4e25      	ldr	r6, [pc, #148]	; (8000fec <sdcConnect+0x30c>)
  sdc_lld_set_bus_mode(sdcp, sdcp->config->bus_width);
 8000f58:	4620      	mov	r0, r4
 8000f5a:	f001 f939 	bl	80021d0 <sdc_lld_set_bus_mode>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000f5e:	ab03      	add	r3, sp, #12
 8000f60:	4632      	mov	r2, r6
 8000f62:	2106      	movs	r1, #6
 8000f64:	4620      	mov	r0, r4
 8000f66:	f001 f973 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	f47f aed4 	bne.w	8000d18 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000f70:	9a03      	ldr	r2, [sp, #12]
 8000f72:	4b19      	ldr	r3, [pc, #100]	; (8000fd8 <sdcConnect+0x2f8>)
 8000f74:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d0d1      	beq.n	8000f1e <sdcConnect+0x23e>
 8000f7a:	e6cd      	b.n	8000d18 <sdcConnect+0x38>
    if (_mmcsd_get_slice(sdcp->csd, MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE) > 1U) {
 8000f7c:	227e      	movs	r2, #126	; 0x7e
 8000f7e:	217f      	movs	r1, #127	; 0x7f
 8000f80:	4630      	mov	r0, r6
 8000f82:	f7ff fd75 	bl	8000a70 <_mmcsd_get_slice>
 8000f86:	2801      	cmp	r0, #1
 8000f88:	d98c      	bls.n	8000ea4 <sdcConnect+0x1c4>
      uint8_t *ext_csd = sdcp->buf;
 8000f8a:	6be6      	ldr	r6, [r4, #60]	; 0x3c
      if (sdc_lld_read_special(sdcp, ext_csd, 512, MMCSD_CMD_SEND_EXT_CSD, 0)) {
 8000f8c:	2308      	movs	r3, #8
 8000f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f92:	4620      	mov	r0, r4
 8000f94:	4631      	mov	r1, r6
 8000f96:	9500      	str	r5, [sp, #0]
 8000f98:	f001 f992 	bl	80022c0 <sdc_lld_read_special>
 8000f9c:	2800      	cmp	r0, #0
 8000f9e:	f47f aebb 	bne.w	8000d18 <sdcConnect+0x38>
      sdcp->capacity = _mmcsd_get_capacity_ext(ext_csd);
 8000fa2:	4630      	mov	r0, r6
 8000fa4:	f7ff fdac 	bl	8000b00 <_mmcsd_get_capacity_ext>
 8000fa8:	e77f      	b.n	8000eaa <sdcConnect+0x1ca>
    if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, cmdarg)) {
 8000faa:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <sdcConnect+0x310>)
 8000fac:	2240      	movs	r2, #64	; 0x40
 8000fae:	4639      	mov	r1, r7
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2306      	movs	r3, #6
 8000fb6:	f001 f983 	bl	80022c0 <sdc_lld_read_special>
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	f47f aeac 	bne.w	8000d18 <sdcConnect+0x38>
        (uint32_t)buf[16];
 8000fc0:	7c39      	ldrb	r1, [r7, #16]
  status = (tmp >> ((uint32_t)function * 4U)) & 0xFU;
 8000fc2:	f001 010f 	and.w	r1, r1, #15
  *clk = SDC_CLK_25MHz;
 8000fc6:	390f      	subs	r1, #15
 8000fc8:	bf18      	it	ne
 8000fca:	2101      	movne	r1, #1
 8000fcc:	e75a      	b.n	8000e84 <sdcConnect+0x1a4>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 2, 0);
 8000fce:	4e09      	ldr	r6, [pc, #36]	; (8000ff4 <sdcConnect+0x314>)
 8000fd0:	e7c2      	b.n	8000f58 <sdcConnect+0x278>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 1, 0);
 8000fd2:	4e09      	ldr	r6, [pc, #36]	; (8000ff8 <sdcConnect+0x318>)
 8000fd4:	e7c0      	b.n	8000f58 <sdcConnect+0x278>
 8000fd6:	bf00      	nop
 8000fd8:	fdffe008 	.word	0xfdffe008
 8000fdc:	50ff8000 	.word	0x50ff8000
 8000fe0:	80100000 	.word	0x80100000
 8000fe4:	c0ff8000 	.word	0xc0ff8000
 8000fe8:	03b90100 	.word	0x03b90100
 8000fec:	03b70000 	.word	0x03b70000
 8000ff0:	80fffff1 	.word	0x80fffff1
 8000ff4:	03b70200 	.word	0x03b70200
 8000ff8:	03b70100 	.word	0x03b70100
 8000ffc:	00000000 	.word	0x00000000

08001000 <_sdc_wait_for_transfer_state>:
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8001000:	b530      	push	{r4, r5, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8001002:	4d10      	ldr	r5, [pc, #64]	; (8001044 <_sdc_wait_for_transfer_state+0x44>)
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8001004:	b083      	sub	sp, #12
 8001006:	4604      	mov	r4, r0
static bool _sdc_wait_for_transfer_state_internal(SDCDriver *sdcp,
 8001008:	e003      	b.n	8001012 <_sdc_wait_for_transfer_state+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 800100a:	2a02      	cmp	r2, #2
 800100c:	d816      	bhi.n	800103c <_sdc_wait_for_transfer_state+0x3c>
 800100e:	f002 fa9f 	bl	8003550 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8001012:	ab01      	add	r3, sp, #4
 8001014:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001016:	210d      	movs	r1, #13
 8001018:	4620      	mov	r0, r4
 800101a:	f001 f919 	bl	8002250 <sdc_lld_send_cmd_short_crc>
 800101e:	4603      	mov	r3, r0
 8001020:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8001022:	b943      	cbnz	r3, 8001036 <_sdc_wait_for_transfer_state+0x36>
 8001024:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8001026:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 800102a:	422a      	tst	r2, r5
    switch (MMCSD_R1_STS(resp[0])) {
 800102c:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8001030:	d104      	bne.n	800103c <_sdc_wait_for_transfer_state+0x3c>
    switch (MMCSD_R1_STS(resp[0])) {
 8001032:	2904      	cmp	r1, #4
 8001034:	d1e9      	bne.n	800100a <_sdc_wait_for_transfer_state+0xa>
}
 8001036:	4618      	mov	r0, r3
 8001038:	b003      	add	sp, #12
 800103a:	bd30      	pop	{r4, r5, pc}
    switch (MMCSD_R1_STS(resp[0])) {
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	b003      	add	sp, #12
 8001042:	bd30      	pop	{r4, r5, pc}
 8001044:	fdffe008 	.word	0xfdffe008
	...

08001050 <sdcInit>:
  sdc_lld_init();
 8001050:	f001 b82e 	b.w	80020b0 <sdc_lld_init>
	...

08001060 <sdcObjectInit>:
  sdcp->errors   = SDC_NO_ERROR;
 8001060:	2300      	movs	r3, #0
  sdcp->vmt      = &sdc_vmt;
 8001062:	4904      	ldr	r1, [pc, #16]	; (8001074 <sdcObjectInit+0x14>)
  sdcp->state    = BLK_STOP;
 8001064:	2201      	movs	r2, #1
  sdcp->vmt      = &sdc_vmt;
 8001066:	6001      	str	r1, [r0, #0]
  sdcp->state    = BLK_STOP;
 8001068:	7102      	strb	r2, [r0, #4]
  sdcp->errors   = SDC_NO_ERROR;
 800106a:	6343      	str	r3, [r0, #52]	; 0x34
  sdcp->capacity = 0;
 800106c:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	08004638 	.word	0x08004638
	...

08001080 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001080:	300c      	adds	r0, #12
 8001082:	f7ff bc0d 	b.w	80008a0 <iqReadTimeout>
 8001086:	bf00      	nop
	...

08001090 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
 8001094:	300c      	adds	r0, #12
 8001096:	f7ff bc03 	b.w	80008a0 <iqReadTimeout>
 800109a:	bf00      	nop
 800109c:	0000      	movs	r0, r0
	...

080010a0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 80010a0:	3030      	adds	r0, #48	; 0x30
 80010a2:	f7ff bca5 	b.w	80009f0 <oqWriteTimeout>
 80010a6:	bf00      	nop
	...

080010b0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 80010b0:	f04f 33ff 	mov.w	r3, #4294967295
 80010b4:	3030      	adds	r0, #48	; 0x30
 80010b6:	f7ff bc9b 	b.w	80009f0 <oqWriteTimeout>
 80010ba:	bf00      	nop
 80010bc:	0000      	movs	r0, r0
	...

080010c0 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 80010c0:	300c      	adds	r0, #12
 80010c2:	f7ff bbc5 	b.w	8000850 <iqGetTimeout>
 80010c6:	bf00      	nop
	...

080010d0 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 80010d0:	f04f 31ff 	mov.w	r1, #4294967295
 80010d4:	300c      	adds	r0, #12
 80010d6:	f7ff bbbb 	b.w	8000850 <iqGetTimeout>
 80010da:	bf00      	nop
 80010dc:	0000      	movs	r0, r0
	...

080010e0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 80010e0:	3030      	adds	r0, #48	; 0x30
 80010e2:	f7ff bc35 	b.w	8000950 <oqPutTimeout>
 80010e6:	bf00      	nop
	...

080010f0 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 80010f0:	f04f 32ff 	mov.w	r2, #4294967295
 80010f4:	3030      	adds	r0, #48	; 0x30
 80010f6:	f7ff bc2b 	b.w	8000950 <oqPutTimeout>
 80010fa:	bf00      	nop
 80010fc:	0000      	movs	r0, r0
	...

08001100 <_ctl>:
 8001100:	2901      	cmp	r1, #1
 8001102:	bf14      	ite	ne
 8001104:	f06f 0013 	mvnne.w	r0, #19
 8001108:	2000      	moveq	r0, #0
 800110a:	4770      	bx	lr
 800110c:	0000      	movs	r0, r0
	...

08001110 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8001110:	f001 bb86 	b.w	8002820 <sd_lld_init>
	...

08001120 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <sdObjectInit+0x14>)
void sdObjectInit(SerialDriver *sdp) {
 8001122:	b510      	push	{r4, lr}
 8001124:	4604      	mov	r4, r0
  sdp->vmt = &vmt;
 8001126:	f840 3b04 	str.w	r3, [r0], #4
  chEvtObjectInit(esp);
 800112a:	f002 fba1 	bl	8003870 <chEvtObjectInit>
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 800112e:	2301      	movs	r3, #1
 8001130:	7223      	strb	r3, [r4, #8]
}
 8001132:	bd10      	pop	{r4, pc}
 8001134:	0800465c 	.word	0x0800465c
	...

08001140 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001140:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001142:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001144:	4604      	mov	r4, r0
 8001146:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 8001148:	b13b      	cbz	r3, 800115a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800114a:	4629      	mov	r1, r5
 800114c:	f104 000c 	add.w	r0, r4, #12
 8001150:	f7ff fb5e 	bl	8000810 <iqPutI>
 8001154:	2800      	cmp	r0, #0
 8001156:	db0b      	blt.n	8001170 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 8001158:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 800115a:	2104      	movs	r1, #4
 800115c:	4408      	add	r0, r1
 800115e:	f002 fb8f 	bl	8003880 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001162:	4629      	mov	r1, r5
 8001164:	f104 000c 	add.w	r0, r4, #12
 8001168:	f7ff fb52 	bl	8000810 <iqPutI>
 800116c:	2800      	cmp	r0, #0
 800116e:	daf3      	bge.n	8001158 <sdIncomingDataI+0x18>
 8001170:	1d20      	adds	r0, r4, #4
 8001172:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8001176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800117a:	f002 bb81 	b.w	8003880 <chEvtBroadcastFlagsI>
 800117e:	bf00      	nop

08001180 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001180:	4a0a      	ldr	r2, [pc, #40]	; (80011ac <nvicEnableVector+0x2c>)
 8001182:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001184:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8001188:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800118a:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800118c:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800118e:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001192:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001194:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001198:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800119c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 80011a0:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80011a4:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80011a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80011ac:	e000e100 	.word	0xe000e100

080011b0 <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 80011b0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80011b2:	4c07      	ldr	r4, [pc, #28]	; (80011d0 <Vector104+0x20>)
 80011b4:	4620      	mov	r0, r4
 80011b6:	f001 fdab 	bl	8002d10 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 80011ba:	4806      	ldr	r0, [pc, #24]	; (80011d4 <Vector104+0x24>)
 80011bc:	f001 fad0 	bl	8002760 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80011c0:	4620      	mov	r0, r4
 80011c2:	f001 fdbd 	bl	8002d40 <__trace_isr_leave>
}
 80011c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80011ca:	f002 bc79 	b.w	8003ac0 <__port_irq_epilogue>
 80011ce:	bf00      	nop
 80011d0:	0800469c 	.word	0x0800469c
 80011d4:	240010e0 	.word	0x240010e0
	...

080011e0 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 80011e0:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80011e2:	4c07      	ldr	r4, [pc, #28]	; (8001200 <VectorDC+0x20>)
 80011e4:	4620      	mov	r0, r4
 80011e6:	f001 fd93 	bl	8002d10 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART3
  sd_lld_serve_interrupt(&SD3);
 80011ea:	4806      	ldr	r0, [pc, #24]	; (8001204 <VectorDC+0x24>)
 80011ec:	f001 fb40 	bl	8002870 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80011f0:	4620      	mov	r0, r4
 80011f2:	f001 fda5 	bl	8002d40 <__trace_isr_leave>
}
 80011f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80011fa:	f002 bc61 	b.w	8003ac0 <__port_irq_epilogue>
 80011fe:	bf00      	nop
 8001200:	08004690 	.word	0x08004690
 8001204:	24001130 	.word	0x24001130
	...

08001210 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001210:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001212:	4c06      	ldr	r4, [pc, #24]	; (800122c <VectorB0+0x1c>)
 8001214:	4620      	mov	r0, r4
 8001216:	f001 fd7b 	bl	8002d10 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 800121a:	f001 fae1 	bl	80027e0 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800121e:	4620      	mov	r0, r4
 8001220:	f001 fd8e 	bl	8002d40 <__trace_isr_leave>
}
 8001224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001228:	f002 bc4a 	b.w	8003ac0 <__port_irq_epilogue>
 800122c:	08004684 	.word	0x08004684

08001230 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8001230:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 8001232:	2109      	movs	r1, #9
 8001234:	207a      	movs	r0, #122	; 0x7a
 8001236:	f7ff ffa3 	bl	8001180 <nvicEnableVector>
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
 800123a:	2109      	movs	r1, #9
 800123c:	2031      	movs	r0, #49	; 0x31
 800123e:	f7ff ff9f 	bl	8001180 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8001242:	2107      	movs	r1, #7
 8001244:	201c      	movs	r0, #28
 8001246:	f7ff ff9b 	bl	8001180 <nvicEnableVector>
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
 800124a:	210c      	movs	r1, #12
 800124c:	2027      	movs	r0, #39	; 0x27
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 800124e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001252:	f7ff bf95 	b.w	8001180 <nvicEnableVector>
 8001256:	bf00      	nop
	...

08001260 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8001260:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8001262:	4b35      	ldr	r3, [pc, #212]	; (8001338 <hal_lld_init+0xd8>)
}

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8001264:	f04f 31ff 	mov.w	r1, #4294967295
  RCC->AHB2RSTR &= ~mask;
 8001268:	2200      	movs	r2, #0
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 800126a:	4c34      	ldr	r4, [pc, #208]	; (800133c <hal_lld_init+0xdc>)
  RCC->AHB1RSTR |= mask;
 800126c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 8001270:	4d33      	ldr	r5, [pc, #204]	; (8001340 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 8001272:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 8001276:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800127a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800127e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001282:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001286:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 800128a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 800128e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8001292:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 800129a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 800129e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80012a0:	4320      	orrs	r0, r4
 80012a2:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 80012a4:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 80012a6:	4827      	ldr	r0, [pc, #156]	; (8001344 <hal_lld_init+0xe4>)
  RCC->AHB3RSTR &= ~mask;
 80012a8:	402c      	ands	r4, r5
 80012aa:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 80012ac:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 80012ae:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 80012b2:	4320      	orrs	r0, r4
 80012b4:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80012b8:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 80012bc:	f3c0 000a 	ubfx	r0, r0, #0, #11
 80012c0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80012c4:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 80012c8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80012cc:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80012d0:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80012d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80012d8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 80012dc:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 80012e0:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 80012e4:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 80012e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 80012ec:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 80012f0:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 80012f4:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 80012f8:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 80012fc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001300:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001304:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001308:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 800130c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001310:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001314:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001318:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 800131c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8001320:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8001324:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8001328:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800132c:	f000 fb10 	bl	8001950 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8001330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 8001334:	f7ff bf7c 	b.w	8001230 <irqInit>
 8001338:	58024400 	.word	0x58024400
 800133c:	7fffefff 	.word	0x7fffefff
 8001340:	80001000 	.word	0x80001000
 8001344:	fffff800 	.word	0xfffff800
	...

08001350 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8001350:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <stm32_clock_init+0x1c0>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001352:	2002      	movs	r0, #2
 8001354:	4a6f      	ldr	r2, [pc, #444]	; (8001514 <stm32_clock_init+0x1c4>)
 8001356:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 800135a:	4301      	orrs	r1, r0
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 800135c:	b410      	push	{r4}
 800135e:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 8001362:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 8001366:	4301      	orrs	r1, r0
 8001368:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 800136c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8001370:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8001372:	6853      	ldr	r3, [r2, #4]
 8001374:	049c      	lsls	r4, r3, #18
 8001376:	d5fc      	bpl.n	8001372 <stm32_clock_init+0x22>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001378:	4867      	ldr	r0, [pc, #412]	; (8001518 <stm32_clock_init+0x1c8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 800137a:	2300      	movs	r3, #0
  PWR->CR2   = STM32_PWR_CR2;
 800137c:	2101      	movs	r1, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 800137e:	4c67      	ldr	r4, [pc, #412]	; (800151c <stm32_clock_init+0x1cc>)
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001380:	6010      	str	r0, [r2, #0]
  PWR->D3CR  = STM32_VOS;
 8001382:	f44f 4040 	mov.w	r0, #49152	; 0xc000
  PWR->CR2   = STM32_PWR_CR2;
 8001386:	6091      	str	r1, [r2, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001388:	60d4      	str	r4, [r2, #12]
  SYSCFG->PWRCR = STM32_ODEN;
 800138a:	4965      	ldr	r1, [pc, #404]	; (8001520 <stm32_clock_init+0x1d0>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 800138c:	6113      	str	r3, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 800138e:	6190      	str	r0, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001390:	4a60      	ldr	r2, [pc, #384]	; (8001514 <stm32_clock_init+0x1c4>)
  SYSCFG->PWRCR = STM32_ODEN;
 8001392:	62cb      	str	r3, [r1, #44]	; 0x2c
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001394:	6993      	ldr	r3, [r2, #24]
 8001396:	0498      	lsls	r0, r3, #18
 8001398:	d5fc      	bpl.n	8001394 <stm32_clock_init+0x44>
  PWR->CR1 |= PWR_CR1_DBP;
 800139a:	6813      	ldr	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800139c:	495c      	ldr	r1, [pc, #368]	; (8001510 <stm32_clock_init+0x1c0>)
  PWR->CR1 |= PWR_CR1_DBP;
 800139e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013a2:	6013      	str	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 80013a4:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80013a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013ae:	d004      	beq.n	80013ba <stm32_clock_init+0x6a>
    RCC->BDCR = RCC_BDCR_BDRST;
 80013b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    RCC->BDCR = 0;
 80013b4:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 80013b6:	670a      	str	r2, [r1, #112]	; 0x70
    RCC->BDCR = 0;
 80013b8:	670b      	str	r3, [r1, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
 80013ba:	4a55      	ldr	r2, [pc, #340]	; (8001510 <stm32_clock_init+0x1c0>)
 80013bc:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80013be:	f043 0319 	orr.w	r3, r3, #25
 80013c2:	6713      	str	r3, [r2, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
 80013c4:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80013c6:	0799      	lsls	r1, r3, #30
 80013c8:	d5fc      	bpl.n	80013c4 <stm32_clock_init+0x74>
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80013ca:	6813      	ldr	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80013cc:	4950      	ldr	r1, [pc, #320]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80013d4:	680b      	ldr	r3, [r1, #0]
 80013d6:	075b      	lsls	r3, r3, #29
 80013d8:	d5fc      	bpl.n	80013d4 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80013da:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80013dc:	4a4c      	ldr	r2, [pc, #304]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80013de:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80013e0:	6913      	ldr	r3, [r2, #16]
 80013e2:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80013e6:	d1fb      	bne.n	80013e0 <stm32_clock_init+0x90>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80013e8:	2001      	movs	r0, #1
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80013ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 80013ee:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80013f2:	6010      	str	r0, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80013f4:	6051      	str	r1, [r2, #4]
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80013f6:	484b      	ldr	r0, [pc, #300]	; (8001524 <stm32_clock_init+0x1d4>)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 80013f8:	494b      	ldr	r1, [pc, #300]	; (8001528 <stm32_clock_init+0x1d8>)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 80013fa:	60d4      	str	r4, [r2, #12]
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 80013fc:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80013fe:	62d0      	str	r0, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 8001400:	6111      	str	r1, [r2, #16]

  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8001402:	6813      	ldr	r3, [r2, #0]
#else
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001404:	4842      	ldr	r0, [pc, #264]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8001406:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800140a:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800140c:	6803      	ldr	r3, [r0, #0]
 800140e:	039c      	lsls	r4, r3, #14
 8001410:	d5fc      	bpl.n	800140c <stm32_clock_init+0xbc>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001412:	6803      	ldr	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001414:	493e      	ldr	r1, [pc, #248]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800141a:	6003      	str	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800141c:	680b      	ldr	r3, [r1, #0]
 800141e:	0498      	lsls	r0, r3, #18
 8001420:	d5fc      	bpl.n	800141c <stm32_clock_init+0xcc>

#endif /* STM32_HSI48_ENABLED == TRUE */

  /* CSI activation.*/
#if STM32_CSI_ENABLED == TRUE
  RCC->CR |= RCC_CR_CSION;
 8001422:	680b      	ldr	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 8001424:	4a3a      	ldr	r2, [pc, #232]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_CSION;
 8001426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800142a:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 800142c:	6813      	ldr	r3, [r2, #0]
 800142e:	05d9      	lsls	r1, r3, #23
 8001430:	d5fc      	bpl.n	800142c <stm32_clock_init+0xdc>
    ;                           /* Waits until CSI is stable.               */
#endif /* STM32_CSI_ENABLED == TRUE */

  /* LSI activation.*/
#if STM32_LSI_ENABLED == TRUE
  RCC->CSR |= RCC_CSR_LSION;
 8001432:	6f51      	ldr	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8001434:	4b36      	ldr	r3, [pc, #216]	; (8001510 <stm32_clock_init+0x1c0>)
  RCC->CSR |= RCC_CSR_LSION;
 8001436:	f041 0101 	orr.w	r1, r1, #1
 800143a:	6751      	str	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800143c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800143e:	0792      	lsls	r2, r2, #30
 8001440:	d5fc      	bpl.n	800143c <stm32_clock_init+0xec>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001442:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001444:	4839      	ldr	r0, [pc, #228]	; (800152c <stm32_clock_init+0x1dc>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001446:	493a      	ldr	r1, [pc, #232]	; (8001530 <stm32_clock_init+0x1e0>)
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001448:	6298      	str	r0, [r3, #40]	; 0x28
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 800144a:	4c3a      	ldr	r4, [pc, #232]	; (8001534 <stm32_clock_init+0x1e4>)
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800144c:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800144e:	483a      	ldr	r0, [pc, #232]	; (8001538 <stm32_clock_init+0x1e8>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001450:	6319      	str	r1, [r3, #48]	; 0x30
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8001452:	493a      	ldr	r1, [pc, #232]	; (800153c <stm32_clock_init+0x1ec>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001454:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8001456:	639c      	str	r4, [r3, #56]	; 0x38
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8001458:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800145a:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 800145c:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 800145e:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001460:	4a2b      	ldr	r2, [pc, #172]	; (8001510 <stm32_clock_init+0x1c0>)
    RCC->CR     |= onmask;
 8001462:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 8001466:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 8001468:	6813      	ldr	r3, [r2, #0]
 800146a:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 800146e:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 8001472:	d1f9      	bne.n	8001468 <stm32_clock_init+0x118>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001474:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001476:	f44f 6188 	mov.w	r1, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 800147a:	2040      	movs	r0, #64	; 0x40

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 800147c:	2300      	movs	r3, #0
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 800147e:	6194      	str	r4, [r2, #24]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001480:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001484:	61d1      	str	r1, [r2, #28]
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001486:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  RCC->D3CFGR = STM32_D3PPRE4;
 800148a:	6210      	str	r0, [r2, #32]
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 800148c:	2032      	movs	r0, #50	; 0x32
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 800148e:	64d1      	str	r1, [r2, #76]	; 0x4c
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001490:	492b      	ldr	r1, [pc, #172]	; (8001540 <stm32_clock_init+0x1f0>)
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001492:	6513      	str	r3, [r2, #80]	; 0x50
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001494:	6554      	str	r4, [r2, #84]	; 0x54
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8001496:	6593      	str	r3, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001498:	6008      	str	r0, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800149a:	680b      	ldr	r3, [r1, #0]
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d1fa      	bne.n	800149a <stm32_clock_init+0x14a>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80014a4:	4a1a      	ldr	r2, [pc, #104]	; (8001510 <stm32_clock_init+0x1c0>)
 80014a6:	6913      	ldr	r3, [r2, #16]
 80014a8:	f043 0303 	orr.w	r3, r3, #3
 80014ac:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 80014ae:	6913      	ldr	r3, [r2, #16]
 80014b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80014b4:	2b18      	cmp	r3, #24
 80014b6:	d1fa      	bne.n	80014ae <stm32_clock_init+0x15e>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 80014b8:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 80014bc:	bc10      	pop	{r4}
 80014be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80014c2:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 80014c6:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 80014ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80014ce:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 80014d2:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 80014d6:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 80014da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80014de:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 80014e2:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 80014e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80014ea:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 80014ee:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 80014f2:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 80014f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80014fa:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 80014fe:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001502:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001506:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 800150a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 800150e:	4770      	bx	lr
 8001510:	58024400 	.word	0x58024400
 8001514:	58024800 	.word	0x58024800
 8001518:	f000c000 	.word	0xf000c000
 800151c:	01000002 	.word	0x01000002
 8001520:	58000400 	.word	0x58000400
 8001524:	01ff0000 	.word	0x01ff0000
 8001528:	08108800 	.word	0x08108800
 800152c:	00404042 	.word	0x00404042
 8001530:	070f038f 	.word	0x070f038f
 8001534:	07074f8f 	.word	0x07074f8f
 8001538:	07070f8f 	.word	0x07070f8f
 800153c:	01ff0555 	.word	0x01ff0555
 8001540:	52002000 	.word	0x52002000
	...

08001550 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001550:	480a      	ldr	r0, [pc, #40]	; (800157c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8001552:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001554:	f001 fbdc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 800155a:	480a      	ldr	r0, [pc, #40]	; (8001584 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800155c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 800155e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001560:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8001564:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8001566:	b10a      	cbz	r2, 800156c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8001568:	6880      	ldr	r0, [r0, #8]
 800156a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800156c:	4803      	ldr	r0, [pc, #12]	; (800157c <Vector6C+0x2c>)
 800156e:	f001 fbe7 	bl	8002d40 <__trace_isr_leave>
}
 8001572:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001576:	f002 baa3 	b.w	8003ac0 <__port_irq_epilogue>
 800157a:	bf00      	nop
 800157c:	080046fc 	.word	0x080046fc
 8001580:	40020000 	.word	0x40020000
 8001584:	24001020 	.word	0x24001020
	...

08001590 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001590:	480b      	ldr	r0, [pc, #44]	; (80015c0 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001592:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001594:	f001 fbbc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001598:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 800159a:	480b      	ldr	r0, [pc, #44]	; (80015c8 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800159c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 800159e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80015a0:	0989      	lsrs	r1, r1, #6
 80015a2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 80015a6:	018c      	lsls	r4, r1, #6
 80015a8:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 80015aa:	b10a      	cbz	r2, 80015b0 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 80015ac:	6900      	ldr	r0, [r0, #16]
 80015ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80015b0:	4803      	ldr	r0, [pc, #12]	; (80015c0 <Vector70+0x30>)
 80015b2:	f001 fbc5 	bl	8002d40 <__trace_isr_leave>
}
 80015b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80015ba:	f002 ba81 	b.w	8003ac0 <__port_irq_epilogue>
 80015be:	bf00      	nop
 80015c0:	080046f0 	.word	0x080046f0
 80015c4:	40020000 	.word	0x40020000
 80015c8:	24001020 	.word	0x24001020
 80015cc:	00000000 	.word	0x00000000

080015d0 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80015d0:	480b      	ldr	r0, [pc, #44]	; (8001600 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 80015d2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80015d4:	f001 fb9c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80015d8:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80015dc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 80015de:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80015e0:	0c09      	lsrs	r1, r1, #16
 80015e2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 80015e6:	040c      	lsls	r4, r1, #16
 80015e8:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 80015ea:	b10a      	cbz	r2, 80015f0 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 80015ec:	6980      	ldr	r0, [r0, #24]
 80015ee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80015f0:	4803      	ldr	r0, [pc, #12]	; (8001600 <Vector74+0x30>)
 80015f2:	f001 fba5 	bl	8002d40 <__trace_isr_leave>
}
 80015f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80015fa:	f002 ba61 	b.w	8003ac0 <__port_irq_epilogue>
 80015fe:	bf00      	nop
 8001600:	080046e4 	.word	0x080046e4
 8001604:	40020000 	.word	0x40020000
 8001608:	24001020 	.word	0x24001020
 800160c:	00000000 	.word	0x00000000

08001610 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001610:	480b      	ldr	r0, [pc, #44]	; (8001640 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001612:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001614:	f001 fb7c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 800161a:	480b      	ldr	r0, [pc, #44]	; (8001648 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800161c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 800161e:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001620:	0d89      	lsrs	r1, r1, #22
 8001622:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8001626:	058c      	lsls	r4, r1, #22
 8001628:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 800162a:	b10a      	cbz	r2, 8001630 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 800162c:	6a00      	ldr	r0, [r0, #32]
 800162e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001630:	4803      	ldr	r0, [pc, #12]	; (8001640 <Vector78+0x30>)
 8001632:	f001 fb85 	bl	8002d40 <__trace_isr_leave>
}
 8001636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800163a:	f002 ba41 	b.w	8003ac0 <__port_irq_epilogue>
 800163e:	bf00      	nop
 8001640:	080046d8 	.word	0x080046d8
 8001644:	40020000 	.word	0x40020000
 8001648:	24001020 	.word	0x24001020
 800164c:	00000000 	.word	0x00000000

08001650 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001650:	480a      	ldr	r0, [pc, #40]	; (800167c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001652:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001654:	f001 fb5c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 800165a:	480a      	ldr	r0, [pc, #40]	; (8001684 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800165c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 800165e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001660:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8001664:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8001666:	b10a      	cbz	r2, 800166c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8001668:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800166a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800166c:	4803      	ldr	r0, [pc, #12]	; (800167c <Vector7C+0x2c>)
 800166e:	f001 fb67 	bl	8002d40 <__trace_isr_leave>
}
 8001672:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001676:	f002 ba23 	b.w	8003ac0 <__port_irq_epilogue>
 800167a:	bf00      	nop
 800167c:	080046cc 	.word	0x080046cc
 8001680:	40020000 	.word	0x40020000
 8001684:	24001020 	.word	0x24001020
	...

08001690 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001690:	480b      	ldr	r0, [pc, #44]	; (80016c0 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001692:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001694:	f001 fb3c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001698:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 800169a:	480b      	ldr	r0, [pc, #44]	; (80016c8 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800169c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 800169e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80016a0:	0989      	lsrs	r1, r1, #6
 80016a2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 80016a6:	018c      	lsls	r4, r1, #6
 80016a8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 80016aa:	b10a      	cbz	r2, 80016b0 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 80016ac:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80016ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80016b0:	4803      	ldr	r0, [pc, #12]	; (80016c0 <Vector80+0x30>)
 80016b2:	f001 fb45 	bl	8002d40 <__trace_isr_leave>
}
 80016b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80016ba:	f002 ba01 	b.w	8003ac0 <__port_irq_epilogue>
 80016be:	bf00      	nop
 80016c0:	080046c0 	.word	0x080046c0
 80016c4:	40020000 	.word	0x40020000
 80016c8:	24001020 	.word	0x24001020
 80016cc:	00000000 	.word	0x00000000

080016d0 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80016d0:	480b      	ldr	r0, [pc, #44]	; (8001700 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80016d2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80016d4:	f001 fb1c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80016d8:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 80016da:	480b      	ldr	r0, [pc, #44]	; (8001708 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80016dc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 80016de:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80016e0:	0c09      	lsrs	r1, r1, #16
 80016e2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 80016e6:	040c      	lsls	r4, r1, #16
 80016e8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 80016ea:	b10a      	cbz	r2, 80016f0 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 80016ec:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80016ee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80016f0:	4803      	ldr	r0, [pc, #12]	; (8001700 <Vector84+0x30>)
 80016f2:	f001 fb25 	bl	8002d40 <__trace_isr_leave>
}
 80016f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80016fa:	f002 b9e1 	b.w	8003ac0 <__port_irq_epilogue>
 80016fe:	bf00      	nop
 8001700:	0800475c 	.word	0x0800475c
 8001704:	40020000 	.word	0x40020000
 8001708:	24001020 	.word	0x24001020
 800170c:	00000000 	.word	0x00000000

08001710 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8001712:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001714:	f001 fafc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001718:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 800171a:	480b      	ldr	r0, [pc, #44]	; (8001748 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800171c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 800171e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001720:	0d89      	lsrs	r1, r1, #22
 8001722:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8001726:	058c      	lsls	r4, r1, #22
 8001728:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 800172a:	b10a      	cbz	r2, 8001730 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 800172c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800172e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001730:	4803      	ldr	r0, [pc, #12]	; (8001740 <VectorFC+0x30>)
 8001732:	f001 fb05 	bl	8002d40 <__trace_isr_leave>
}
 8001736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800173a:	f002 b9c1 	b.w	8003ac0 <__port_irq_epilogue>
 800173e:	bf00      	nop
 8001740:	08004750 	.word	0x08004750
 8001744:	40020000 	.word	0x40020000
 8001748:	24001020 	.word	0x24001020
 800174c:	00000000 	.word	0x00000000

08001750 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001750:	480a      	ldr	r0, [pc, #40]	; (800177c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8001752:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001754:	f001 fadc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 800175a:	480a      	ldr	r0, [pc, #40]	; (8001784 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800175c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800175e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001760:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8001764:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8001766:	b10a      	cbz	r2, 800176c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8001768:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800176a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800176c:	4803      	ldr	r0, [pc, #12]	; (800177c <Vector120+0x2c>)
 800176e:	f001 fae7 	bl	8002d40 <__trace_isr_leave>
}
 8001772:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001776:	f002 b9a3 	b.w	8003ac0 <__port_irq_epilogue>
 800177a:	bf00      	nop
 800177c:	08004744 	.word	0x08004744
 8001780:	40020400 	.word	0x40020400
 8001784:	24001020 	.word	0x24001020
	...

08001790 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001790:	480b      	ldr	r0, [pc, #44]	; (80017c0 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8001792:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001794:	f001 fabc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001798:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 800179a:	480b      	ldr	r0, [pc, #44]	; (80017c8 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 800179c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 800179e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80017a0:	0989      	lsrs	r1, r1, #6
 80017a2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 80017a6:	018c      	lsls	r4, r1, #6
 80017a8:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 80017aa:	b10a      	cbz	r2, 80017b0 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 80017ac:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80017ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <Vector124+0x30>)
 80017b2:	f001 fac5 	bl	8002d40 <__trace_isr_leave>
}
 80017b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80017ba:	f002 b981 	b.w	8003ac0 <__port_irq_epilogue>
 80017be:	bf00      	nop
 80017c0:	08004738 	.word	0x08004738
 80017c4:	40020400 	.word	0x40020400
 80017c8:	24001020 	.word	0x24001020
 80017cc:	00000000 	.word	0x00000000

080017d0 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80017d0:	480b      	ldr	r0, [pc, #44]	; (8001800 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80017d2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80017d4:	f001 fa9c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 80017da:	480b      	ldr	r0, [pc, #44]	; (8001808 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80017dc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 80017de:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80017e0:	0c09      	lsrs	r1, r1, #16
 80017e2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 80017e6:	040c      	lsls	r4, r1, #16
 80017e8:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 80017ea:	b10a      	cbz	r2, 80017f0 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 80017ec:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80017ee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80017f0:	4803      	ldr	r0, [pc, #12]	; (8001800 <Vector128+0x30>)
 80017f2:	f001 faa5 	bl	8002d40 <__trace_isr_leave>
}
 80017f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80017fa:	f002 b961 	b.w	8003ac0 <__port_irq_epilogue>
 80017fe:	bf00      	nop
 8001800:	0800472c 	.word	0x0800472c
 8001804:	40020400 	.word	0x40020400
 8001808:	24001020 	.word	0x24001020
 800180c:	00000000 	.word	0x00000000

08001810 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8001812:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001814:	f001 fa7c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001818:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 800181a:	480b      	ldr	r0, [pc, #44]	; (8001848 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800181c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 800181e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001820:	0d89      	lsrs	r1, r1, #22
 8001822:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8001826:	058c      	lsls	r4, r1, #22
 8001828:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 800182a:	b10a      	cbz	r2, 8001830 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 800182c:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800182e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001830:	4803      	ldr	r0, [pc, #12]	; (8001840 <Vector12C+0x30>)
 8001832:	f001 fa85 	bl	8002d40 <__trace_isr_leave>
}
 8001836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800183a:	f002 b941 	b.w	8003ac0 <__port_irq_epilogue>
 800183e:	bf00      	nop
 8001840:	08004720 	.word	0x08004720
 8001844:	40020400 	.word	0x40020400
 8001848:	24001020 	.word	0x24001020
 800184c:	00000000 	.word	0x00000000

08001850 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001850:	480a      	ldr	r0, [pc, #40]	; (800187c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8001852:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001854:	f001 fa5c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 800185a:	480a      	ldr	r0, [pc, #40]	; (8001884 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800185c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 800185e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001860:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8001864:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8001866:	b10a      	cbz	r2, 800186c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8001868:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800186a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800186c:	4803      	ldr	r0, [pc, #12]	; (800187c <Vector130+0x2c>)
 800186e:	f001 fa67 	bl	8002d40 <__trace_isr_leave>
}
 8001872:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001876:	f002 b923 	b.w	8003ac0 <__port_irq_epilogue>
 800187a:	bf00      	nop
 800187c:	08004714 	.word	0x08004714
 8001880:	40020400 	.word	0x40020400
 8001884:	24001020 	.word	0x24001020
	...

08001890 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001890:	480b      	ldr	r0, [pc, #44]	; (80018c0 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8001892:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001894:	f001 fa3c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001898:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 800189a:	480b      	ldr	r0, [pc, #44]	; (80018c8 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 800189c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 800189e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80018a0:	0989      	lsrs	r1, r1, #6
 80018a2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 80018a6:	018c      	lsls	r4, r1, #6
 80018a8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 80018aa:	b10a      	cbz	r2, 80018b0 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 80018ac:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80018ae:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80018b0:	4803      	ldr	r0, [pc, #12]	; (80018c0 <Vector150+0x30>)
 80018b2:	f001 fa45 	bl	8002d40 <__trace_isr_leave>
}
 80018b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80018ba:	f002 b901 	b.w	8003ac0 <__port_irq_epilogue>
 80018be:	bf00      	nop
 80018c0:	08004708 	.word	0x08004708
 80018c4:	40020400 	.word	0x40020400
 80018c8:	24001020 	.word	0x24001020
 80018cc:	00000000 	.word	0x00000000

080018d0 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80018d0:	480b      	ldr	r0, [pc, #44]	; (8001900 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 80018d2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80018d4:	f001 fa1c 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 80018da:	480b      	ldr	r0, [pc, #44]	; (8001908 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80018dc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 80018de:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80018e0:	0c09      	lsrs	r1, r1, #16
 80018e2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 80018e6:	040c      	lsls	r4, r1, #16
 80018e8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 80018ea:	b10a      	cbz	r2, 80018f0 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 80018ec:	6f80      	ldr	r0, [r0, #120]	; 0x78
 80018ee:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80018f0:	4803      	ldr	r0, [pc, #12]	; (8001900 <Vector154+0x30>)
 80018f2:	f001 fa25 	bl	8002d40 <__trace_isr_leave>
}
 80018f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80018fa:	f002 b8e1 	b.w	8003ac0 <__port_irq_epilogue>
 80018fe:	bf00      	nop
 8001900:	080046b4 	.word	0x080046b4
 8001904:	40020400 	.word	0x40020400
 8001908:	24001020 	.word	0x24001020
 800190c:	00000000 	.word	0x00000000

08001910 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001910:	480b      	ldr	r0, [pc, #44]	; (8001940 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8001912:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001914:	f001 f9fc 	bl	8002d10 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001918:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 800191a:	480b      	ldr	r0, [pc, #44]	; (8001948 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800191c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 800191e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001920:	0d89      	lsrs	r1, r1, #22
 8001922:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8001926:	058c      	lsls	r4, r1, #22
 8001928:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 800192a:	b112      	cbz	r2, 8001932 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 800192c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8001930:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001932:	4803      	ldr	r0, [pc, #12]	; (8001940 <Vector158+0x30>)
 8001934:	f001 fa04 	bl	8002d40 <__trace_isr_leave>
}
 8001938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800193c:	f002 b8c0 	b.w	8003ac0 <__port_irq_epilogue>
 8001940:	080046a8 	.word	0x080046a8
 8001944:	40020400 	.word	0x40020400
 8001948:	24001020 	.word	0x24001020
 800194c:	00000000 	.word	0x00000000

08001950 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8001950:	2200      	movs	r2, #0
 8001952:	480d      	ldr	r0, [pc, #52]	; (8001988 <dmaInit+0x38>)
void dmaInit(void) {
 8001954:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8001956:	4c0d      	ldr	r4, [pc, #52]	; (800198c <dmaInit+0x3c>)
 8001958:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800195a:	4d0d      	ldr	r5, [pc, #52]	; (8001990 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 800195c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800195e:	e001      	b.n	8001964 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8001960:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8001964:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001968:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800196a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800196c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 800196e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8001970:	d1f6      	bne.n	8001960 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	4907      	ldr	r1, [pc, #28]	; (8001994 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8001978:	4a07      	ldr	r2, [pc, #28]	; (8001998 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800197a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800197c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800197e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8001980:	60d3      	str	r3, [r2, #12]
}
 8001982:	bc30      	pop	{r4, r5}
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40020010 	.word	0x40020010
 800198c:	24001020 	.word	0x24001020
 8001990:	08004768 	.word	0x08004768
 8001994:	40020000 	.word	0x40020000
 8001998:	40020400 	.word	0x40020400
 800199c:	00000000 	.word	0x00000000

080019a0 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 80019a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019a2:	2812      	cmp	r0, #18
 80019a4:	d820      	bhi.n	80019e8 <dmaStreamAllocI+0x48>
 80019a6:	e8df f000 	tbb	[pc, r0]
 80019aa:	0a0a      	.short	0x0a0a
 80019ac:	0a0a0a0a 	.word	0x0a0a0a0a
 80019b0:	0a0a0a0a 	.word	0x0a0a0a0a
 80019b4:	0a0a0a0a 	.word	0x0a0a0a0a
 80019b8:	746f0a0a 	.word	0x746f0a0a
 80019bc:	79          	.byte	0x79
 80019bd:	00          	.byte	0x00
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 80019be:	f04f 0c01 	mov.w	ip, #1
 80019c2:	4605      	mov	r5, r0
 80019c4:	fa0c fc00 	lsl.w	ip, ip, r0
    if ((dma.allocated_mask & mask) == 0U) {
 80019c8:	4e37      	ldr	r6, [pc, #220]	; (8001aa8 <dmaStreamAllocI+0x108>)
 80019ca:	6834      	ldr	r4, [r6, #0]
 80019cc:	ea14 0f0c 	tst.w	r4, ip
 80019d0:	d00d      	beq.n	80019ee <dmaStreamAllocI+0x4e>
    uint32_t mask = (1U << i);
 80019d2:	f04f 0e01 	mov.w	lr, #1
 80019d6:	e002      	b.n	80019de <dmaStreamAllocI+0x3e>
    if ((dma.allocated_mask & mask) == 0U) {
 80019d8:	ea14 0f0c 	tst.w	r4, ip
 80019dc:	d007      	beq.n	80019ee <dmaStreamAllocI+0x4e>
  for (i = startid; i <= endid; i++) {
 80019de:	3001      	adds	r0, #1
 80019e0:	42a8      	cmp	r0, r5
    uint32_t mask = (1U << i);
 80019e2:	fa0e fc00 	lsl.w	ip, lr, r0
  for (i = startid; i <= endid; i++) {
 80019e6:	d9f7      	bls.n	80019d8 <dmaStreamAllocI+0x38>
                                          void *param) {
 80019e8:	2500      	movs	r5, #0
      return dmastp;
    }
  }

  return NULL;
}
 80019ea:	4628      	mov	r0, r5
 80019ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      dma.allocated_mask  |= mask;
 80019ee:	ea44 040c 	orr.w	r4, r4, ip
 80019f2:	6034      	str	r4, [r6, #0]
      dma.streams[i].func  = func;
 80019f4:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80019f8:	4c2c      	ldr	r4, [pc, #176]	; (8001aac <dmaStreamAllocI+0x10c>)
      dma.streams[i].func  = func;
 80019fa:	e9c6 2301 	strd	r2, r3, [r6, #4]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 80019fe:	fa5f f38c 	uxtb.w	r3, ip
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8001a02:	0106      	lsls	r6, r0, #4
 8001a04:	eb04 1500 	add.w	r5, r4, r0, lsl #4
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8001a08:	b173      	cbz	r3, 8001a28 <dmaStreamAllocI+0x88>
  RCC_C1->AHB1ENR |= mask;
 8001a0a:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <dmaStreamAllocI+0x110>)
 8001a0c:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 8001a10:	f040 0001 	orr.w	r0, r0, #1
 8001a14:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001a18:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 8001a1c:	f040 0001 	orr.w	r0, r0, #1
 8001a20:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001a24:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8001a28:	f41c 4f7f 	tst.w	ip, #65280	; 0xff00
 8001a2c:	d11c      	bne.n	8001a68 <dmaStreamAllocI+0xc8>
      dmaStreamDisable(dmastp);
 8001a2e:	59a0      	ldr	r0, [r4, r6]
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	f023 031f 	bic.w	r3, r3, #31
 8001a36:	6003      	str	r3, [r0, #0]
 8001a38:	6803      	ldr	r3, [r0, #0]
 8001a3a:	f013 0301 	ands.w	r3, r3, #1
 8001a3e:	d1fb      	bne.n	8001a38 <dmaStreamAllocI+0x98>
 8001a40:	4434      	add	r4, r6
 8001a42:	263d      	movs	r6, #61	; 0x3d
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8001a44:	2721      	movs	r7, #33	; 0x21
      dmaStreamDisable(dmastp);
 8001a46:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8001a4a:	fa06 f60c 	lsl.w	r6, r6, ip
 8001a4e:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8001a52:	f8cc 6000 	str.w	r6, [ip]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8001a56:	6003      	str	r3, [r0, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8001a58:	6147      	str	r7, [r0, #20]
      if (func != NULL) {
 8001a5a:	2a00      	cmp	r2, #0
 8001a5c:	d0c5      	beq.n	80019ea <dmaStreamAllocI+0x4a>
        nvicEnableVector(dmastp->vector, priority);
 8001a5e:	7ba0      	ldrb	r0, [r4, #14]
 8001a60:	f7ff fb8e 	bl	8001180 <nvicEnableVector>
}
 8001a64:	4628      	mov	r0, r5
 8001a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  RCC_C1->AHB1ENR |= mask;
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <dmaStreamAllocI+0x110>)
 8001a6a:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 8001a6e:	f040 0002 	orr.w	r0, r0, #2
 8001a72:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001a76:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 8001a7a:	f040 0002 	orr.w	r0, r0, #2
 8001a7e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001a82:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8001a86:	e7d2      	b.n	8001a2e <dmaStreamAllocI+0x8e>
                                          void *param) {
 8001a88:	f04f 0c01 	mov.w	ip, #1
 8001a8c:	250f      	movs	r5, #15
 8001a8e:	2000      	movs	r0, #0
 8001a90:	e79a      	b.n	80019c8 <dmaStreamAllocI+0x28>
  return NULL;
 8001a92:	f04f 0c01 	mov.w	ip, #1
 8001a96:	2507      	movs	r5, #7
 8001a98:	2000      	movs	r0, #0
  for (i = startid; i <= endid; i++) {
 8001a9a:	e795      	b.n	80019c8 <dmaStreamAllocI+0x28>
  return NULL;
 8001a9c:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8001aa0:	250f      	movs	r5, #15
 8001aa2:	2007      	movs	r0, #7
 8001aa4:	e790      	b.n	80019c8 <dmaStreamAllocI+0x28>
 8001aa6:	bf00      	nop
 8001aa8:	24001020 	.word	0x24001020
 8001aac:	08004768 	.word	0x08004768
 8001ab0:	58024400 	.word	0x58024400
	...

08001ac0 <dmaStreamAlloc>:
 * @api
 */
const stm32_dma_stream_t *dmaStreamAlloc(uint32_t id,
                                         uint32_t priority,
                                         stm32_dmaisr_t func,
                                         void *param) {
 8001ac0:	b508      	push	{r3, lr}
 8001ac2:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8001ac6:	f38c 8811 	msr	BASEPRI, ip
  const stm32_dma_stream_t *dmastp;

  osalSysLock();
  dmastp = dmaStreamAllocI(id, priority, func, param);
 8001aca:	f7ff ff69 	bl	80019a0 <dmaStreamAllocI>
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f383 8811 	msr	BASEPRI, r3
  osalSysUnlock();

  return dmastp;
}
 8001ad4:	bd08      	pop	{r3, pc}
 8001ad6:	bf00      	nop
	...

08001ae0 <dmaSetRequestSource>:
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8001ae0:	6883      	ldr	r3, [r0, #8]
 8001ae2:	6019      	str	r1, [r3, #0]
}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
	...

08001af0 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
	...

08001b00 <Vector160>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C3_EVENT_HANDLER) && defined(STM32_I2C3_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C3_EVENT_HANDLER) {
 8001b00:	b570      	push	{r4, r5, r6, lr}
  uint32_t isr = I2CD3.i2c->ISR;
 8001b02:	4d70      	ldr	r5, [pc, #448]	; (8001cc4 <Vector160+0x1c4>)

  OSAL_IRQ_PROLOGUE();
 8001b04:	4870      	ldr	r0, [pc, #448]	; (8001cc8 <Vector160+0x1c8>)
  uint32_t isr = I2CD3.i2c->ISR;
 8001b06:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001b08:	699c      	ldr	r4, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 8001b0a:	f001 f901 	bl	8002d10 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD3.i2c->ICR = isr & I2C_INT_MASK;
 8001b0e:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001b10:	f004 03fe 	and.w	r3, r4, #254	; 0xfe
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8001b14:	f014 0110 	ands.w	r1, r4, #16
  I2CD3.i2c->ICR = isr & I2C_INT_MASK;
 8001b18:	61d3      	str	r3, [r2, #28]
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8001b1a:	d14a      	bne.n	8001bb2 <Vector160+0xb2>
  if ((isr & I2C_ISR_TCR) != 0U) {
 8001b1c:	0620      	lsls	r0, r4, #24
 8001b1e:	d42c      	bmi.n	8001b7a <Vector160+0x7a>
  if ((isr & I2C_ISR_TC) != 0U) {
 8001b20:	0661      	lsls	r1, r4, #25
 8001b22:	d523      	bpl.n	8001b6c <Vector160+0x6c>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8001b24:	782b      	ldrb	r3, [r5, #0]
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	f000 808d 	beq.w	8001c46 <Vector160+0x146>
      i2c_lld_stop_rx_dma(i2cp);
 8001b2c:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 8001b2e:	6801      	ldr	r1, [r0, #0]
 8001b30:	680b      	ldr	r3, [r1, #0]
 8001b32:	f023 031f 	bic.w	r3, r3, #31
 8001b36:	600b      	str	r3, [r1, #0]
 8001b38:	680b      	ldr	r3, [r1, #0]
 8001b3a:	07db      	lsls	r3, r3, #31
 8001b3c:	d4fc      	bmi.n	8001b38 <Vector160+0x38>
 8001b3e:	7b04      	ldrb	r4, [r0, #12]
 8001b40:	233d      	movs	r3, #61	; 0x3d
 8001b42:	6841      	ldr	r1, [r0, #4]
 8001b44:	40a3      	lsls	r3, r4
 8001b46:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8001b48:	6853      	ldr	r3, [r2, #4]
 8001b4a:	2130      	movs	r1, #48	; 0x30
 8001b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b50:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~I2C_CR1_TCIE;
 8001b52:	6813      	ldr	r3, [r2, #0]
 8001b54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	f381 8811 	msr	BASEPRI, r1
  chThdResumeI(trp, msg);
 8001b5e:	2100      	movs	r1, #0
 8001b60:	485a      	ldr	r0, [pc, #360]	; (8001ccc <Vector160+0x1cc>)
 8001b62:	f001 fd15 	bl	8003590 <chThdResumeI>
 8001b66:	2300      	movs	r3, #0
 8001b68:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_interrupt(&I2CD3, isr);

  OSAL_IRQ_EPILOGUE();
 8001b6c:	4856      	ldr	r0, [pc, #344]	; (8001cc8 <Vector160+0x1c8>)
 8001b6e:	f001 f8e7 	bl	8002d40 <__trace_isr_leave>
}
 8001b72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001b76:	f001 bfa3 	b.w	8003ac0 <__port_irq_epilogue>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8001b7a:	782b      	ldrb	r3, [r5, #0]
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d052      	beq.n	8001c26 <Vector160+0x126>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8001b80:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
  if (n > 255U) {
 8001b86:	2bff      	cmp	r3, #255	; 0xff
 8001b88:	f200 808c 	bhi.w	8001ca4 <Vector160+0x1a4>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001b8c:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001b8e:	6868      	ldr	r0, [r5, #4]
 8001b90:	6854      	ldr	r4, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001b92:	6880      	ldr	r0, [r0, #8]
 8001b94:	4303      	orrs	r3, r0
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001b96:	484e      	ldr	r0, [pc, #312]	; (8001cd0 <Vector160+0x1d0>)
 8001b98:	4020      	ands	r0, r4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001b9a:	4303      	orrs	r3, r0
  OSAL_IRQ_EPILOGUE();
 8001b9c:	484a      	ldr	r0, [pc, #296]	; (8001cc8 <Vector160+0x1c8>)
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001b9e:	430b      	orrs	r3, r1
 8001ba0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001ba4:	6053      	str	r3, [r2, #4]
  OSAL_IRQ_EPILOGUE();
 8001ba6:	f001 f8cb 	bl	8002d40 <__trace_isr_leave>
}
 8001baa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001bae:	f001 bf87 	b.w	8003ac0 <__port_irq_epilogue>
    i2c_lld_stop_rx_dma(i2cp);
 8001bb2:	6b28      	ldr	r0, [r5, #48]	; 0x30
    dmaStreamDisable(i2cp->rx.dma);
 8001bb4:	6801      	ldr	r1, [r0, #0]
 8001bb6:	680b      	ldr	r3, [r1, #0]
 8001bb8:	f023 031f 	bic.w	r3, r3, #31
 8001bbc:	600b      	str	r3, [r1, #0]
 8001bbe:	680b      	ldr	r3, [r1, #0]
 8001bc0:	07dc      	lsls	r4, r3, #31
 8001bc2:	d4fc      	bmi.n	8001bbe <Vector160+0xbe>
 8001bc4:	7b04      	ldrb	r4, [r0, #12]
 8001bc6:	233d      	movs	r3, #61	; 0x3d
 8001bc8:	6841      	ldr	r1, [r0, #4]
 8001bca:	40a3      	lsls	r3, r4
 8001bcc:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8001bce:	600b      	str	r3, [r1, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8001bd0:	6801      	ldr	r1, [r0, #0]
 8001bd2:	680b      	ldr	r3, [r1, #0]
 8001bd4:	f023 031f 	bic.w	r3, r3, #31
 8001bd8:	600b      	str	r3, [r1, #0]
 8001bda:	680c      	ldr	r4, [r1, #0]
 8001bdc:	f014 0401 	ands.w	r4, r4, #1
 8001be0:	d1fb      	bne.n	8001bda <Vector160+0xda>
 8001be2:	6841      	ldr	r1, [r0, #4]
 8001be4:	233d      	movs	r3, #61	; 0x3d
 8001be6:	7b00      	ldrb	r0, [r0, #12]
 8001be8:	4083      	lsls	r3, r0
 8001bea:	600b      	str	r3, [r1, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8001bec:	6853      	ldr	r3, [r2, #4]
    i2cp->errors |= I2C_ACK_FAILURE;
 8001bee:	68a9      	ldr	r1, [r5, #8]
    dp->CR2 |= I2C_CR2_STOP;
 8001bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    i2cp->errors |= I2C_ACK_FAILURE;
 8001bf4:	f041 0104 	orr.w	r1, r1, #4
 8001bf8:	60a9      	str	r1, [r5, #8]
 8001bfa:	2130      	movs	r1, #48	; 0x30
    dp->CR2 |= I2C_CR2_STOP;
 8001bfc:	6053      	str	r3, [r2, #4]
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8001bfe:	6813      	ldr	r3, [r2, #0]
 8001c00:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	f381 8811 	msr	BASEPRI, r1
 8001c0a:	f06f 0101 	mvn.w	r1, #1
 8001c0e:	482f      	ldr	r0, [pc, #188]	; (8001ccc <Vector160+0x1cc>)
 8001c10:	f001 fcbe 	bl	8003590 <chThdResumeI>
 8001c14:	f384 8811 	msr	BASEPRI, r4
  OSAL_IRQ_EPILOGUE();
 8001c18:	482b      	ldr	r0, [pc, #172]	; (8001cc8 <Vector160+0x1c8>)
 8001c1a:	f001 f891 	bl	8002d40 <__trace_isr_leave>
}
 8001c1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001c22:	f001 bf4d 	b.w	8003ac0 <__port_irq_epilogue>
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8001c26:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6858      	ldr	r0, [r3, #4]
  if (n > 255U) {
 8001c2c:	28ff      	cmp	r0, #255	; 0xff
 8001c2e:	d83e      	bhi.n	8001cae <Vector160+0x1ae>
            (n << 16U) | reload;
 8001c30:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001c32:	686b      	ldr	r3, [r5, #4]
 8001c34:	6856      	ldr	r6, [r2, #4]
 8001c36:	689c      	ldr	r4, [r3, #8]
 8001c38:	4b25      	ldr	r3, [pc, #148]	; (8001cd0 <Vector160+0x1d0>)
 8001c3a:	4033      	ands	r3, r6
 8001c3c:	4323      	orrs	r3, r4
            (n << 16U) | reload;
 8001c3e:	4303      	orrs	r3, r0
 8001c40:	430b      	orrs	r3, r1
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001c42:	6053      	str	r3, [r2, #4]
}
 8001c44:	e792      	b.n	8001b6c <Vector160+0x6c>
      i2c_lld_stop_tx_dma(i2cp);
 8001c46:	6b68      	ldr	r0, [r5, #52]	; 0x34
    dmaStreamDisable(i2cp->tx.dma);
 8001c48:	6801      	ldr	r1, [r0, #0]
 8001c4a:	680b      	ldr	r3, [r1, #0]
 8001c4c:	f023 031f 	bic.w	r3, r3, #31
 8001c50:	600b      	str	r3, [r1, #0]
 8001c52:	680b      	ldr	r3, [r1, #0]
 8001c54:	f013 0301 	ands.w	r3, r3, #1
 8001c58:	d1fb      	bne.n	8001c52 <Vector160+0x152>
 8001c5a:	6844      	ldr	r4, [r0, #4]
 8001c5c:	213d      	movs	r1, #61	; 0x3d
 8001c5e:	7b00      	ldrb	r0, [r0, #12]
 8001c60:	4081      	lsls	r1, r0
 8001c62:	6021      	str	r1, [r4, #0]
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8001c64:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001c66:	6809      	ldr	r1, [r1, #0]
 8001c68:	6848      	ldr	r0, [r1, #4]
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8001c6a:	2800      	cmp	r0, #0
 8001c6c:	f43f af6c 	beq.w	8001b48 <Vector160+0x48>
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8001c70:	6848      	ldr	r0, [r1, #4]
  if (n > 255U) {
 8001c72:	28ff      	cmp	r0, #255	; 0xff
 8001c74:	d820      	bhi.n	8001cb8 <Vector160+0x1b8>
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001c76:	0400      	lsls	r0, r0, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001c78:	686c      	ldr	r4, [r5, #4]
 8001c7a:	6856      	ldr	r6, [r2, #4]
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001c7c:	68a4      	ldr	r4, [r4, #8]
 8001c7e:	4320      	orrs	r0, r4
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001c80:	4c13      	ldr	r4, [pc, #76]	; (8001cd0 <Vector160+0x1d0>)
 8001c82:	4034      	ands	r4, r6
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001c84:	4320      	orrs	r0, r4
 8001c86:	4303      	orrs	r3, r0
        i2cp->state = I2C_ACTIVE_RX;
 8001c88:	2004      	movs	r0, #4
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8001c8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001c8e:	6053      	str	r3, [r2, #4]
    dmaStreamEnable(i2cp->rx.dma);
 8001c90:	680b      	ldr	r3, [r1, #0]
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	600b      	str	r3, [r1, #0]
        dp->CR2 |= I2C_CR2_START;
 8001c98:	6853      	ldr	r3, [r2, #4]
        i2cp->state = I2C_ACTIVE_RX;
 8001c9a:	7028      	strb	r0, [r5, #0]
        dp->CR2 |= I2C_CR2_START;
 8001c9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ca0:	6053      	str	r3, [r2, #4]
        return;
 8001ca2:	e763      	b.n	8001b6c <Vector160+0x6c>
 8001ca4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8001ca8:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8001cac:	e76f      	b.n	8001b8e <Vector160+0x8e>
 8001cae:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8001cb2:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8001cb6:	e7bc      	b.n	8001c32 <Vector160+0x132>
 8001cb8:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8001cbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cc0:	e7da      	b.n	8001c78 <Vector160+0x178>
 8001cc2:	bf00      	nop
 8001cc4:	240010a4 	.word	0x240010a4
 8001cc8:	08004874 	.word	0x08004874
 8001ccc:	240010c0 	.word	0x240010c0
 8001cd0:	fe00ffff 	.word	0xfe00ffff
	...

08001ce0 <Vector164>:

OSAL_IRQ_HANDLER(STM32_I2C3_ERROR_HANDLER) {
 8001ce0:	b538      	push	{r3, r4, r5, lr}
  uint32_t isr = I2CD3.i2c->ISR;
 8001ce2:	4c2c      	ldr	r4, [pc, #176]	; (8001d94 <Vector164+0xb4>)

  OSAL_IRQ_PROLOGUE();
 8001ce4:	482c      	ldr	r0, [pc, #176]	; (8001d98 <Vector164+0xb8>)
  uint32_t isr = I2CD3.i2c->ISR;
 8001ce6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ce8:	699d      	ldr	r5, [r3, #24]
  OSAL_IRQ_PROLOGUE();
 8001cea:	f001 f811 	bl	8002d10 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD3.i2c->ICR = isr & I2C_ERROR_MASK;
 8001cee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001cf0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cf2:	f405 527c 	and.w	r2, r5, #16128	; 0x3f00
 8001cf6:	61da      	str	r2, [r3, #28]
    dmaStreamDisable(i2cp->rx.dma);
 8001cf8:	680a      	ldr	r2, [r1, #0]
 8001cfa:	6813      	ldr	r3, [r2, #0]
 8001cfc:	f023 031f 	bic.w	r3, r3, #31
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	6813      	ldr	r3, [r2, #0]
 8001d04:	07db      	lsls	r3, r3, #31
 8001d06:	d4fc      	bmi.n	8001d02 <Vector164+0x22>
 8001d08:	7b08      	ldrb	r0, [r1, #12]
 8001d0a:	233d      	movs	r3, #61	; 0x3d
 8001d0c:	684a      	ldr	r2, [r1, #4]
 8001d0e:	4083      	lsls	r3, r0
 8001d10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d12:	6013      	str	r3, [r2, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8001d14:	680a      	ldr	r2, [r1, #0]
 8001d16:	6813      	ldr	r3, [r2, #0]
 8001d18:	f023 031f 	bic.w	r3, r3, #31
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	6813      	ldr	r3, [r2, #0]
 8001d20:	07d8      	lsls	r0, r3, #31
 8001d22:	d4fc      	bmi.n	8001d1e <Vector164+0x3e>
 8001d24:	7b08      	ldrb	r0, [r1, #12]
 8001d26:	233d      	movs	r3, #61	; 0x3d
 8001d28:	684a      	ldr	r2, [r1, #4]
  if (isr & I2C_ISR_BERR)
 8001d2a:	05e9      	lsls	r1, r5, #23
    dmaStreamDisable(i2cp->tx.dma);
 8001d2c:	fa03 f300 	lsl.w	r3, r3, r0
 8001d30:	6013      	str	r3, [r2, #0]
    i2cp->errors |= I2C_BUS_ERROR;
 8001d32:	68a3      	ldr	r3, [r4, #8]
 8001d34:	bf44      	itt	mi
 8001d36:	f043 0301 	orrmi.w	r3, r3, #1
 8001d3a:	60a3      	strmi	r3, [r4, #8]
  if (isr & I2C_ISR_ARLO)
 8001d3c:	05aa      	lsls	r2, r5, #22
 8001d3e:	d502      	bpl.n	8001d46 <Vector164+0x66>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8001d40:	f043 0302 	orr.w	r3, r3, #2
 8001d44:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_OVR)
 8001d46:	0568      	lsls	r0, r5, #21
 8001d48:	d519      	bpl.n	8001d7e <Vector164+0x9e>
    i2cp->errors |= I2C_OVERRUN;
 8001d4a:	f043 0308 	orr.w	r3, r3, #8
  if (isr & I2C_ISR_TIMEOUT)
 8001d4e:	04e9      	lsls	r1, r5, #19
    i2cp->errors |= I2C_OVERRUN;
 8001d50:	60a3      	str	r3, [r4, #8]
  if (isr & I2C_ISR_TIMEOUT)
 8001d52:	d502      	bpl.n	8001d5a <Vector164+0x7a>
    i2cp->errors |= I2C_TIMEOUT;
 8001d54:	f043 0320 	orr.w	r3, r3, #32
 8001d58:	60a3      	str	r3, [r4, #8]
 8001d5a:	2330      	movs	r3, #48	; 0x30
 8001d5c:	f383 8811 	msr	BASEPRI, r3
 8001d60:	f06f 0101 	mvn.w	r1, #1
 8001d64:	480d      	ldr	r0, [pc, #52]	; (8001d9c <Vector164+0xbc>)
 8001d66:	f001 fc13 	bl	8003590 <chThdResumeI>
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	f383 8811 	msr	BASEPRI, r3

  i2c_lld_serve_error_interrupt(&I2CD3, isr);

  OSAL_IRQ_EPILOGUE();
 8001d70:	4809      	ldr	r0, [pc, #36]	; (8001d98 <Vector164+0xb8>)
 8001d72:	f000 ffe5 	bl	8002d40 <__trace_isr_leave>
}
 8001d76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8001d7a:	f001 bea1 	b.w	8003ac0 <__port_irq_epilogue>
  if (isr & I2C_ISR_TIMEOUT)
 8001d7e:	04ea      	lsls	r2, r5, #19
 8001d80:	d4e8      	bmi.n	8001d54 <Vector164+0x74>
  if (i2cp->errors != I2C_NO_ERROR)
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1e9      	bne.n	8001d5a <Vector164+0x7a>
  OSAL_IRQ_EPILOGUE();
 8001d86:	4804      	ldr	r0, [pc, #16]	; (8001d98 <Vector164+0xb8>)
 8001d88:	f000 ffda 	bl	8002d40 <__trace_isr_leave>
}
 8001d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSAL_IRQ_EPILOGUE();
 8001d90:	f001 be96 	b.w	8003ac0 <__port_irq_epilogue>
 8001d94:	240010a4 	.word	0x240010a4
 8001d98:	08004868 	.word	0x08004868
 8001d9c:	240010c0 	.word	0x240010c0

08001da0 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8001da0:	b510      	push	{r4, lr}
#error "I2C2 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C2 */

#if STM32_I2C_USE_I2C3
  i2cObjectInit(&I2CD3);
 8001da2:	4c0a      	ldr	r4, [pc, #40]	; (8001dcc <i2c_lld_init+0x2c>)
 8001da4:	4620      	mov	r0, r4
 8001da6:	f7fe fec3 	bl	8000b30 <i2cObjectInit>
  I2CD3.thread  = NULL;
 8001daa:	2300      	movs	r3, #0
  I2CD3.i2c     = I2C3;
 8001dac:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <i2c_lld_init+0x30>)
  I2CD3.tx.dma  = NULL;
#endif
#if defined(STM32_I2C3_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C3_GLOBAL_NUMBER, STM32_I2C_I2C3_IRQ_PRIORITY);
#elif defined(STM32_I2C3_EVENT_NUMBER) && defined(STM32_I2C3_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C3_EVENT_NUMBER, STM32_I2C_I2C3_IRQ_PRIORITY);
 8001dae:	2105      	movs	r1, #5
 8001db0:	2048      	movs	r0, #72	; 0x48
  I2CD3.thread  = NULL;
 8001db2:	61e3      	str	r3, [r4, #28]
  I2CD3.i2c     = I2C3;
 8001db4:	63a2      	str	r2, [r4, #56]	; 0x38
  I2CD3.tx.dma  = NULL;
 8001db6:	e9c4 330c 	strd	r3, r3, [r4, #48]	; 0x30
      nvicEnableVector(STM32_I2C3_EVENT_NUMBER, STM32_I2C_I2C3_IRQ_PRIORITY);
 8001dba:	f7ff f9e1 	bl	8001180 <nvicEnableVector>
      nvicEnableVector(STM32_I2C3_ERROR_NUMBER, STM32_I2C_I2C3_IRQ_PRIORITY);
 8001dbe:	2105      	movs	r1, #5
 8001dc0:	2049      	movs	r0, #73	; 0x49
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8001dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      nvicEnableVector(STM32_I2C3_ERROR_NUMBER, STM32_I2C_I2C3_IRQ_PRIORITY);
 8001dc6:	f7ff b9db 	b.w	8001180 <nvicEnableVector>
 8001dca:	bf00      	nop
 8001dcc:	240010a4 	.word	0x240010a4
 8001dd0:	40005c00 	.word	0x40005c00
	...

08001de0 <i2c_lld_start>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
void i2c_lld_start(I2CDriver *i2cp) {
 8001de0:	b538      	push	{r3, r4, r5, lr}
  I2C_TypeDef *dp = i2cp->i2c;
 8001de2:	6b85      	ldr	r5, [r0, #56]	; 0x38
void i2c_lld_start(I2CDriver *i2cp) {
 8001de4:	4604      	mov	r4, r0

  /* Make sure I2C peripheral is disabled */
  dp->CR1 &= ~I2C_CR1_PE;
 8001de6:	682b      	ldr	r3, [r5, #0]
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	602b      	str	r3, [r5, #0]

  /* If in stopped state then enables the I2C and DMA clocks.*/
  if (i2cp->state == I2C_STOP) {
 8001dee:	7803      	ldrb	r3, [r0, #0]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d016      	beq.n	8001e22 <i2c_lld_start+0x42>
  }
#endif
#endif /* STM32_I2C_USE_DMA == TRUE */

  /* Reset i2c peripheral, the TCIE bit will be handled separately.*/
  dp->CR1 = i2cp->config->cr1 |
 8001df4:	6862      	ldr	r2, [r4, #4]
    dmaStreamSetPeripheral(i2cp->rx.dma, &dp->RXDR);
 8001df6:	f105 0024 	add.w	r0, r5, #36	; 0x24
    dmaStreamSetPeripheral(i2cp->tx.dma, &dp->TXDR);
 8001dfa:	e9d4 310c 	ldrd	r3, r1, [r4, #48]	; 0x30
#if STM32_I2C_USE_DMA == TRUE
            I2C_CR1_TXDMAEN | I2C_CR1_RXDMAEN | /* Enable only if using DMA */
#endif
            I2C_CR1_ERRIE | I2C_CR1_NACKIE;
 8001dfe:	6854      	ldr	r4, [r2, #4]
    dmaStreamSetPeripheral(i2cp->rx.dma, &dp->RXDR);
 8001e00:	681b      	ldr	r3, [r3, #0]
    dmaStreamSetPeripheral(i2cp->tx.dma, &dp->TXDR);
 8001e02:	6809      	ldr	r1, [r1, #0]
    dmaStreamSetPeripheral(i2cp->rx.dma, &dp->RXDR);
 8001e04:	6098      	str	r0, [r3, #8]
            I2C_CR1_ERRIE | I2C_CR1_NACKIE;
 8001e06:	f24c 0390 	movw	r3, #49296	; 0xc090

  /* Setup I2C parameters.*/
  dp->TIMINGR = i2cp->config->timingr;
 8001e0a:	6812      	ldr	r2, [r2, #0]
    dmaStreamSetPeripheral(i2cp->tx.dma, &dp->TXDR);
 8001e0c:	f105 0028 	add.w	r0, r5, #40	; 0x28
            I2C_CR1_ERRIE | I2C_CR1_NACKIE;
 8001e10:	4323      	orrs	r3, r4
    dmaStreamSetPeripheral(i2cp->tx.dma, &dp->TXDR);
 8001e12:	6088      	str	r0, [r1, #8]
  dp->CR1 = i2cp->config->cr1 |
 8001e14:	602b      	str	r3, [r5, #0]
  dp->TIMINGR = i2cp->config->timingr;
 8001e16:	612a      	str	r2, [r5, #16]

  /* Ready to go.*/
  dp->CR1 |= I2C_CR1_PE;
 8001e18:	682b      	ldr	r3, [r5, #0]
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	602b      	str	r3, [r5, #0]
}
 8001e20:	bd38      	pop	{r3, r4, r5, pc}
    if (&I2CD3 == i2cp) {
 8001e22:	4b22      	ldr	r3, [pc, #136]	; (8001eac <i2c_lld_start+0xcc>)
    i2cp->txdmamode = DMAMODE_COMMON | STM32_DMA_CR_DIR_M2P;
 8001e24:	f240 4156 	movw	r1, #1110	; 0x456
    i2cp->rxdmamode = DMAMODE_COMMON | STM32_DMA_CR_DIR_P2M;
 8001e28:	f240 4216 	movw	r2, #1046	; 0x416
    if (&I2CD3 == i2cp) {
 8001e2c:	4298      	cmp	r0, r3
    i2cp->rxdmamode = DMAMODE_COMMON | STM32_DMA_CR_DIR_P2M;
 8001e2e:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
    if (&I2CD3 == i2cp) {
 8001e32:	d1df      	bne.n	8001df4 <i2c_lld_start+0x14>
  RCC->APB1LRSTR |= mask;
 8001e34:	491e      	ldr	r1, [pc, #120]	; (8001eb0 <i2c_lld_start+0xd0>)
        i2cp->rx.dma = dmaStreamAllocI(STM32_I2C_I2C3_RX_DMA_STREAM,
 8001e36:	2300      	movs	r3, #0
 8001e38:	2010      	movs	r0, #16
 8001e3a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001e3e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e42:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8001e46:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001e4a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001e4e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001e52:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
  RCC_C1->APB1LENR |= mask;
 8001e56:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 8001e5a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e5e:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8001e62:	f8d1 2110 	ldr.w	r2, [r1, #272]	; 0x110
 8001e66:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e6a:	f8c1 2110 	str.w	r2, [r1, #272]	; 0x110
 8001e6e:	461a      	mov	r2, r3
  (void)RCC_C1->APB1LLPENR;
 8001e70:	f8d1 1110 	ldr.w	r1, [r1, #272]	; 0x110
 8001e74:	2105      	movs	r1, #5
 8001e76:	f7ff fd93 	bl	80019a0 <dmaStreamAllocI>
        i2cp->tx.dma = dmaStreamAllocI(STM32_I2C_I2C3_TX_DMA_STREAM,
 8001e7a:	2300      	movs	r3, #0
        i2cp->rx.dma = dmaStreamAllocI(STM32_I2C_I2C3_RX_DMA_STREAM,
 8001e7c:	6320      	str	r0, [r4, #48]	; 0x30
        i2cp->tx.dma = dmaStreamAllocI(STM32_I2C_I2C3_TX_DMA_STREAM,
 8001e7e:	2105      	movs	r1, #5
 8001e80:	461a      	mov	r2, r3
 8001e82:	2010      	movs	r0, #16
 8001e84:	f7ff fd8c 	bl	80019a0 <dmaStreamAllocI>
        dmaSetRequestSource(i2cp->rx.dma, STM32_DMAMUX1_I2C3_RX);
 8001e88:	2149      	movs	r1, #73	; 0x49
        i2cp->tx.dma = dmaStreamAllocI(STM32_I2C_I2C3_TX_DMA_STREAM,
 8001e8a:	6360      	str	r0, [r4, #52]	; 0x34
        dmaSetRequestSource(i2cp->rx.dma, STM32_DMAMUX1_I2C3_RX);
 8001e8c:	6b20      	ldr	r0, [r4, #48]	; 0x30
        i2cp->txdmamode |= STM32_DMA_CR_PL(STM32_I2C_I2C3_DMA_PRIORITY);
 8001e8e:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
        i2cp->rxdmamode |= STM32_DMA_CR_PL(STM32_I2C_I2C3_DMA_PRIORITY);
 8001e92:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
        i2cp->txdmamode |= STM32_DMA_CR_PL(STM32_I2C_I2C3_DMA_PRIORITY);
 8001e96:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
        i2cp->rxdmamode |= STM32_DMA_CR_PL(STM32_I2C_I2C3_DMA_PRIORITY);
 8001e9a:	62a2      	str	r2, [r4, #40]	; 0x28
        i2cp->txdmamode |= STM32_DMA_CR_PL(STM32_I2C_I2C3_DMA_PRIORITY);
 8001e9c:	62e3      	str	r3, [r4, #44]	; 0x2c
        dmaSetRequestSource(i2cp->rx.dma, STM32_DMAMUX1_I2C3_RX);
 8001e9e:	f7ff fe1f 	bl	8001ae0 <dmaSetRequestSource>
        dmaSetRequestSource(i2cp->tx.dma, STM32_DMAMUX1_I2C3_TX);
 8001ea2:	214a      	movs	r1, #74	; 0x4a
 8001ea4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001ea6:	f7ff fe1b 	bl	8001ae0 <dmaSetRequestSource>
 8001eaa:	e7a3      	b.n	8001df4 <i2c_lld_start+0x14>
 8001eac:	240010a4 	.word	0x240010a4
 8001eb0:	58024400 	.word	0x58024400
	...

08001ec0 <i2c_lld_master_transmit_timeout>:
 * @notapi
 */
msg_t i2c_lld_master_transmit_timeout(I2CDriver *i2cp, i2caddr_t addr,
                                      const uint8_t *txbuf, size_t txbytes,
                                      uint8_t *rxbuf, size_t rxbytes,
                                      sysinterval_t timeout) {
 8001ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if (I2C_ENABLE_SLAVE_MODE == TRUE)
  i2cp->isMaster = true;
#endif /* I2C_ENABLE_SLAVE_MODE == TRUE */

  /* Resetting error flags for this transfer.*/
  i2cp->errors = I2C_NO_ERROR;
 8001ec4:	2400      	movs	r4, #0
                                      sysinterval_t timeout) {
 8001ec6:	4680      	mov	r8, r0
 8001ec8:	4689      	mov	r9, r1
 8001eca:	9f08      	ldr	r7, [sp, #32]
 8001ecc:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TypeDef *dp = i2cp->i2c;
 8001ece:	6b85      	ldr	r5, [r0, #56]	; 0x38
  i2cp->errors = I2C_NO_ERROR;
 8001ed0:	6084      	str	r4, [r0, #8]
 8001ed2:	f384 8811 	msr	BASEPRI, r4
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamSetMode(i2cp->tx.dma, i2cp->txdmamode);
 8001ed6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001ed8:	f8d8 c02c 	ldr.w	ip, [r8, #44]	; 0x2c
 8001edc:	6808      	ldr	r0, [r1, #0]
    dmaStreamSetMemory0(i2cp->tx.dma, txbuf);
    dmaStreamSetTransactionSize(i2cp->tx.dma, txbytes);

    dmaStreamSetMode(i2cp->rx.dma, i2cp->rxdmamode);
 8001ede:	f8d8 1030 	ldr.w	r1, [r8, #48]	; 0x30
 8001ee2:	6809      	ldr	r1, [r1, #0]
    dmaStreamSetMode(i2cp->tx.dma, i2cp->txdmamode);
 8001ee4:	f8c0 c000 	str.w	ip, [r0]
    dmaStreamSetMemory0(i2cp->tx.dma, txbuf);
 8001ee8:	60c2      	str	r2, [r0, #12]
    dmaStreamSetTransactionSize(i2cp->tx.dma, txbytes);
 8001eea:	6043      	str	r3, [r0, #4]
    dmaStreamSetMode(i2cp->rx.dma, i2cp->rxdmamode);
 8001eec:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 8001ef0:	600b      	str	r3, [r1, #0]
    dmaStreamSetMemory0(i2cp->rx.dma, rxbuf);
 8001ef2:	60cf      	str	r7, [r1, #12]
    dmaStreamSetTransactionSize(i2cp->rx.dma, rxbytes);
 8001ef4:	604e      	str	r6, [r1, #4]
 8001ef6:	2630      	movs	r6, #48	; 0x30
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8001ef8:	f7fe fbea 	bl	80006d0 <stGetCounter>
 8001efc:	f386 8811 	msr	BASEPRI, r6
  while (true) {
    osalSysLock();

    /* If the bus is not busy then the operation can continue, note, the
       loop is exited in the locked state.*/
    if ((dp->ISR & I2C_ISR_BUSY) == 0)
 8001f00:	69ab      	ldr	r3, [r5, #24]
 8001f02:	0419      	lsls	r1, r3, #16
 8001f04:	d512      	bpl.n	8001f2c <i2c_lld_master_transmit_timeout+0x6c>
 8001f06:	4607      	mov	r7, r0
 8001f08:	e006      	b.n	8001f18 <i2c_lld_master_transmit_timeout+0x58>
 8001f0a:	f384 8811 	msr	BASEPRI, r4
 8001f0e:	f386 8811 	msr	BASEPRI, r6
 8001f12:	69ab      	ldr	r3, [r5, #24]
 8001f14:	041b      	lsls	r3, r3, #16
 8001f16:	d509      	bpl.n	8001f2c <i2c_lld_master_transmit_timeout+0x6c>
 8001f18:	f7fe fbda 	bl	80006d0 <stGetCounter>
 */
static inline bool chTimeIsInRangeX(systime_t time,
                                    systime_t start,
                                    systime_t end) {

  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 8001f1c:	1bc0      	subs	r0, r0, r7
      break;

    /* If the system time went outside the allowed window then a timeout
       condition is returned.*/
    if (!osalTimeIsInRangeX(osalOsGetSystemTimeX(), start, end)) {
 8001f1e:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001f22:	d3f2      	bcc.n	8001f0a <i2c_lld_master_transmit_timeout+0x4a>
      return MSG_TIMEOUT;
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295
    i2c_lld_stop_tx_dma(i2cp);
#endif
  }

  return msg;
}
 8001f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((i2cp->config->cr2 & I2C_CR2_ADD10) == 0U)
 8001f2c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8001f30:	f8d8 4038 	ldr.w	r4, [r8, #56]	; 0x38
  if ((i2cp->config->cr2 & I2C_CR2_ADD10) == 0U)
 8001f34:	6899      	ldr	r1, [r3, #8]
 8001f36:	050a      	lsls	r2, r1, #20
 8001f38:	d547      	bpl.n	8001fca <i2c_lld_master_transmit_timeout+0x10a>
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8001f3a:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
    dp->CR2 = (uint32_t)addr;
 8001f3e:	f8c4 9004 	str.w	r9, [r4, #4]
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8001f42:	6818      	ldr	r0, [r3, #0]
 8001f44:	6842      	ldr	r2, [r0, #4]
  if (n > 255U) {
 8001f46:	2aff      	cmp	r2, #255	; 0xff
 8001f48:	d848      	bhi.n	8001fdc <i2c_lld_master_transmit_timeout+0x11c>
            (n << 16U) | reload;
 8001f4a:	0412      	lsls	r2, r2, #16
    reload = 0U;
 8001f4c:	2700      	movs	r7, #0
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001f4e:	6866      	ldr	r6, [r4, #4]
 8001f50:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <i2c_lld_master_transmit_timeout+0x128>)
 8001f52:	4033      	ands	r3, r6
            (n << 16U) | reload;
 8001f54:	430b      	orrs	r3, r1
  return chThdSuspendTimeoutS(trp, timeout);
 8001f56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001f58:	433b      	orrs	r3, r7
 8001f5a:	4313      	orrs	r3, r2
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8001f5c:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->tx.dma);
 8001f5e:	6803      	ldr	r3, [r0, #0]
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	6003      	str	r3, [r0, #0]
 8001f66:	f108 001c 	add.w	r0, r8, #28
  dp->CR1 |= I2C_CR1_TCIE;
 8001f6a:	682b      	ldr	r3, [r5, #0]
 8001f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f70:	602b      	str	r3, [r5, #0]
  dp->CR2 |= I2C_CR2_START;
 8001f72:	686b      	ldr	r3, [r5, #4]
 8001f74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f78:	606b      	str	r3, [r5, #4]
 8001f7a:	f001 faf9 	bl	8003570 <chThdSuspendTimeoutS>
  if (msg == MSG_TIMEOUT) {
 8001f7e:	1c44      	adds	r4, r0, #1
 8001f80:	d1d2      	bne.n	8001f28 <i2c_lld_master_transmit_timeout+0x68>
    dp->CR2 |= I2C_CR2_STOP;
 8001f82:	686b      	ldr	r3, [r5, #4]
 8001f84:	f8d8 4030 	ldr.w	r4, [r8, #48]	; 0x30
 8001f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    dmaStreamDisable(i2cp->rx.dma);
 8001f8c:	6822      	ldr	r2, [r4, #0]
    dp->CR2 |= I2C_CR2_STOP;
 8001f8e:	606b      	str	r3, [r5, #4]
    dmaStreamDisable(i2cp->rx.dma);
 8001f90:	6813      	ldr	r3, [r2, #0]
 8001f92:	f023 031f 	bic.w	r3, r3, #31
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	6813      	ldr	r3, [r2, #0]
 8001f9a:	07d9      	lsls	r1, r3, #31
 8001f9c:	d4fc      	bmi.n	8001f98 <i2c_lld_master_transmit_timeout+0xd8>
 8001f9e:	7b22      	ldrb	r2, [r4, #12]
 8001fa0:	233d      	movs	r3, #61	; 0x3d
 8001fa2:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
 8001fa6:	4093      	lsls	r3, r2
 8001fa8:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(i2cp->tx.dma);
 8001faa:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(i2cp->rx.dma);
 8001fac:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(i2cp->tx.dma);
 8001fae:	6813      	ldr	r3, [r2, #0]
 8001fb0:	f023 031f 	bic.w	r3, r3, #31
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	6813      	ldr	r3, [r2, #0]
 8001fb8:	07db      	lsls	r3, r3, #31
 8001fba:	d4fc      	bmi.n	8001fb6 <i2c_lld_master_transmit_timeout+0xf6>
 8001fbc:	7b0c      	ldrb	r4, [r1, #12]
 8001fbe:	233d      	movs	r3, #61	; 0x3d
 8001fc0:	684a      	ldr	r2, [r1, #4]
 8001fc2:	40a3      	lsls	r3, r4
 8001fc4:	6013      	str	r3, [r2, #0]
}
 8001fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dp->CR2 = (uint32_t)addr << 1U;
 8001fca:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8001fce:	6063      	str	r3, [r4, #4]
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8001fd0:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	6842      	ldr	r2, [r0, #4]
  if (n > 255U) {
 8001fd8:	2aff      	cmp	r2, #255	; 0xff
 8001fda:	d9b6      	bls.n	8001f4a <i2c_lld_master_transmit_timeout+0x8a>
 8001fdc:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
    reload = I2C_CR2_RELOAD;
 8001fe0:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 8001fe4:	e7b3      	b.n	8001f4e <i2c_lld_master_transmit_timeout+0x8e>
 8001fe6:	bf00      	nop
 8001fe8:	fe00ffff 	.word	0xfe00ffff
 8001fec:	00000000 	.word	0x00000000

08001ff0 <sdc_lld_collect_errors>:
 * @notapi
 */
static void sdc_lld_collect_errors(SDCDriver *sdcp, uint32_t sta) {
  uint32_t errors = SDC_NO_ERROR;

  if (sta & SDMMC_STA_CCRCFAIL)
 8001ff0:	f001 0301 	and.w	r3, r1, #1
    errors |= SDC_CMD_CRC_ERROR;
  if (sta & SDMMC_STA_DCRCFAIL)
 8001ff4:	078a      	lsls	r2, r1, #30
    errors |= SDC_DATA_CRC_ERROR;
 8001ff6:	bf48      	it	mi
 8001ff8:	f043 0302 	orrmi.w	r3, r3, #2
  if (sta & SDMMC_STA_CTIMEOUT)
 8001ffc:	074a      	lsls	r2, r1, #29
    errors |= SDC_COMMAND_TIMEOUT;
 8001ffe:	bf48      	it	mi
 8002000:	f043 0308 	orrmi.w	r3, r3, #8
  if (sta & SDMMC_STA_DTIMEOUT)
 8002004:	070a      	lsls	r2, r1, #28
    errors |= SDC_DATA_TIMEOUT;
 8002006:	bf48      	it	mi
 8002008:	f043 0304 	orrmi.w	r3, r3, #4
  if (sta & SDMMC_STA_TXUNDERR)
 800200c:	06ca      	lsls	r2, r1, #27
    errors |= SDC_TX_UNDERRUN;
 800200e:	bf48      	it	mi
 8002010:	f043 0310 	orrmi.w	r3, r3, #16
  if (sta & SDMMC_STA_RXOVERR)
 8002014:	068a      	lsls	r2, r1, #26
    errors |= SDC_RX_OVERRUN;
/*  if (sta & SDMMC_STA_STBITERR)
    errors |= SDC_STARTBIT_ERROR;*/

  sdcp->errors |= errors;
 8002016:	6b42      	ldr	r2, [r0, #52]	; 0x34
    errors |= SDC_RX_OVERRUN;
 8002018:	bf48      	it	mi
 800201a:	f043 0320 	orrmi.w	r3, r3, #32
  sdcp->errors |= errors;
 800201e:	431a      	orrs	r2, r3
 8002020:	6342      	str	r2, [r0, #52]	; 0x34
}
 8002022:	4770      	bx	lr
	...

08002030 <sdc_lld_wait_transaction_end>:
                                         uint32_t *resp) {
 8002030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002032:	2330      	movs	r3, #48	; 0x30
 8002034:	4605      	mov	r5, r0
 8002036:	460f      	mov	r7, r1
 8002038:	4616      	mov	r6, r2
 800203a:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 800203e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002040:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002042:	b9a3      	cbnz	r3, 800206e <sdc_lld_wait_transaction_end+0x3e>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 8002048:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 800204a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 800204c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800204e:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8002052:	d008      	beq.n	8002066 <sdc_lld_wait_transaction_end+0x36>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8002054:	f04f 32ff 	mov.w	r2, #4294967295
 8002058:	63a2      	str	r2, [r4, #56]	; 0x38
 800205a:	f383 8811 	msr	BASEPRI, r3
  if (n > 1U) {
 800205e:	2f01      	cmp	r7, #1
 8002060:	d80c      	bhi.n	800207c <sdc_lld_wait_transaction_end+0x4c>
  return HAL_SUCCESS;
 8002062:	4618      	mov	r0, r3
}
 8002064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002066:	f380 8811 	msr	BASEPRI, r0
    return HAL_FAILED;
 800206a:	2001      	movs	r0, #1
}
 800206c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 800206e:	f04f 31ff 	mov.w	r1, #4294967295
 8002072:	3040      	adds	r0, #64	; 0x40
 8002074:	f001 fa7c 	bl	8003570 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002078:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 800207a:	e7e3      	b.n	8002044 <sdc_lld_wait_transaction_end+0x14>
 */
bool sdc_lld_send_cmd_short_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                                uint32_t *resp) {
  uint32_t sta;

  sdcp->sdmmc->ARG = arg;
 800207c:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800207e:	f241 110c 	movw	r1, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 8002082:	6093      	str	r3, [r2, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002084:	60d1      	str	r1, [r2, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002086:	6b51      	ldr	r1, [r2, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002088:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 800208c:	d0fb      	beq.n	8002086 <sdc_lld_wait_transaction_end+0x56>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800208e:	6393      	str	r3, [r2, #56]	; 0x38
                            SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002090:	f011 0305 	ands.w	r3, r1, #5
 8002094:	d103      	bne.n	800209e <sdc_lld_wait_transaction_end+0x6e>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  *resp = sdcp->sdmmc->RESP1;
 8002096:	6952      	ldr	r2, [r2, #20]
  return HAL_SUCCESS;
 8002098:	4618      	mov	r0, r3
  *resp = sdcp->sdmmc->RESP1;
 800209a:	6032      	str	r2, [r6, #0]
}
 800209c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800209e:	4628      	mov	r0, r5
 80020a0:	f7ff ffa6 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80020a4:	2001      	movs	r0, #1
}
 80020a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080020b0 <sdc_lld_init>:
void sdc_lld_init(void) {
 80020b0:	b510      	push	{r4, lr}
  sdcObjectInit(&SDCD1);
 80020b2:	4c07      	ldr	r4, [pc, #28]	; (80020d0 <sdc_lld_init+0x20>)
 80020b4:	4620      	mov	r0, r4
 80020b6:	f7fe ffd3 	bl	8001060 <sdcObjectInit>
  SDCD1.sdmmc   = SDMMC1;
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <sdc_lld_init+0x24>)
  SDCD1.thread  = NULL;
 80020bc:	2000      	movs	r0, #0
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 80020be:	4906      	ldr	r1, [pc, #24]	; (80020d8 <sdc_lld_init+0x28>)
  SDCD1.buf     = __nocache_sd1_buf;
 80020c0:	4a06      	ldr	r2, [pc, #24]	; (80020dc <sdc_lld_init+0x2c>)
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 80020c2:	64a1      	str	r1, [r4, #72]	; 0x48
  SDCD1.buf     = __nocache_sd1_buf;
 80020c4:	63e2      	str	r2, [r4, #60]	; 0x3c
  SDCD1.sdmmc   = SDMMC1;
 80020c6:	e9c4 0310 	strd	r0, r3, [r4, #64]	; 0x40
  SDCD1.resp    = __nocache_sd1_wbuf;
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <sdc_lld_init+0x30>)
 80020cc:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 80020ce:	bd10      	pop	{r4, pc}
 80020d0:	240010e0 	.word	0x240010e0
 80020d4:	52007000 	.word	0x52007000
 80020d8:	02faf080 	.word	0x02faf080
 80020dc:	30040000 	.word	0x30040000
 80020e0:	30040200 	.word	0x30040200
	...

080020f0 <sdc_lld_start_clk>:
  if (f >= sdcp->clkfreq) {
 80020f0:	4b0d      	ldr	r3, [pc, #52]	; (8002128 <sdc_lld_start_clk+0x38>)
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 80020f2:	e9d0 2111 	ldrd	r2, r1, [r0, #68]	; 0x44
void sdc_lld_start_clk(SDCDriver *sdcp) {
 80020f6:	b410      	push	{r4}
  if (f >= sdcp->clkfreq) {
 80020f8:	4299      	cmp	r1, r3
 80020fa:	d912      	bls.n	8002122 <sdc_lld_start_clk+0x32>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 80020fc:	4b0b      	ldr	r3, [pc, #44]	; (800212c <sdc_lld_start_clk+0x3c>)
 80020fe:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002100:	440b      	add	r3, r1
 8002102:	480b      	ldr	r0, [pc, #44]	; (8002130 <sdc_lld_start_clk+0x40>)
 8002104:	6861      	ldr	r1, [r4, #4]
 8002106:	0a1b      	lsrs	r3, r3, #8
 8002108:	fba0 0303 	umull	r0, r3, r0, r3
 800210c:	eb01 1313 	add.w	r3, r1, r3, lsr #4
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 8002110:	6053      	str	r3, [r2, #4]
  chThdSleep(delay);
 8002112:	2064      	movs	r0, #100	; 0x64
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8002114:	6813      	ldr	r3, [r2, #0]
}
 8002116:	bc10      	pop	{r4}
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8002118:	f043 0303 	orr.w	r3, r3, #3
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	f001 ba17 	b.w	8003550 <chThdSleep>
    return sdcp->config->slowdown;
 8002122:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	e7f3      	b.n	8002110 <sdc_lld_start_clk+0x20>
 8002128:	00061a80 	.word	0x00061a80
 800212c:	000c34ff 	.word	0x000c34ff
 8002130:	014f8b59 	.word	0x014f8b59
	...

08002140 <sdc_lld_set_data_clk>:
  if (SDC_CLK_50MHz == clk) {
 8002140:	2901      	cmp	r1, #1
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002142:	4b16      	ldr	r3, [pc, #88]	; (800219c <sdc_lld_set_data_clk+0x5c>)
  if (f >= sdcp->clkfreq) {
 8002144:	6c81      	ldr	r1, [r0, #72]	; 0x48
void sdc_lld_set_data_clk(SDCDriver *sdcp, sdcbusclk_t clk) {
 8002146:	b430      	push	{r4, r5}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002148:	6c44      	ldr	r4, [r0, #68]	; 0x44
  if (SDC_CLK_50MHz == clk) {
 800214a:	d017      	beq.n	800217c <sdc_lld_set_data_clk+0x3c>
  if (f >= sdcp->clkfreq) {
 800214c:	4a14      	ldr	r2, [pc, #80]	; (80021a0 <sdc_lld_set_data_clk+0x60>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 800214e:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8002150:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002152:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8002156:	d90e      	bls.n	8002176 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002158:	4a12      	ldr	r2, [pc, #72]	; (80021a4 <sdc_lld_set_data_clk+0x64>)
 800215a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800215c:	440a      	add	r2, r1
 800215e:	4812      	ldr	r0, [pc, #72]	; (80021a8 <sdc_lld_set_data_clk+0x68>)
 8002160:	6869      	ldr	r1, [r5, #4]
 8002162:	fba0 0202 	umull	r0, r2, r0, r2
 8002166:	eb01 6212 	add.w	r2, r1, r2, lsr #24
                                                 SDMMC_CLKCR_CLKDIV_Msk)) |
 800216a:	4313      	orrs	r3, r2
                         sdc_lld_clkdiv(sdcp, 25000000U) | SDMMC_CLKCR_PWRSAV;
 800216c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002170:	6063      	str	r3, [r4, #4]
}
 8002172:	bc30      	pop	{r4, r5}
 8002174:	4770      	bx	lr
    return sdcp->config->slowdown;
 8002176:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002178:	6852      	ldr	r2, [r2, #4]
 800217a:	e7f6      	b.n	800216a <sdc_lld_set_data_clk+0x2a>
  if (f >= sdcp->clkfreq) {
 800217c:	4a0b      	ldr	r2, [pc, #44]	; (80021ac <sdc_lld_set_data_clk+0x6c>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 800217e:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8002180:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002182:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8002186:	d9f6      	bls.n	8002176 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002188:	4a09      	ldr	r2, [pc, #36]	; (80021b0 <sdc_lld_set_data_clk+0x70>)
 800218a:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 800218c:	440a      	add	r2, r1
 800218e:	4806      	ldr	r0, [pc, #24]	; (80021a8 <sdc_lld_set_data_clk+0x68>)
 8002190:	6869      	ldr	r1, [r5, #4]
 8002192:	fba0 0202 	umull	r0, r2, r0, r2
 8002196:	eb01 6252 	add.w	r2, r1, r2, lsr #25
 800219a:	e7e6      	b.n	800216a <sdc_lld_set_data_clk+0x2a>
 800219c:	ffffec00 	.word	0xffffec00
 80021a0:	017d7840 	.word	0x017d7840
 80021a4:	02faf07f 	.word	0x02faf07f
 80021a8:	55e63b89 	.word	0x55e63b89
 80021ac:	02faf080 	.word	0x02faf080
 80021b0:	05f5e0ff 	.word	0x05f5e0ff
	...

080021c0 <sdc_lld_stop_clk>:
  sdcp->sdmmc->CLKCR = 0U;
 80021c0:	2200      	movs	r2, #0
 80021c2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80021c4:	605a      	str	r2, [r3, #4]
  sdcp->sdmmc->POWER = 0U;
 80021c6:	601a      	str	r2, [r3, #0]
}
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	0000      	movs	r0, r0
	...

080021d0 <sdc_lld_set_bus_mode>:
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 80021d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
  switch (mode) {
 80021d2:	2901      	cmp	r1, #1
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 80021d4:	6853      	ldr	r3, [r2, #4]
 80021d6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  switch (mode) {
 80021da:	d007      	beq.n	80021ec <sdc_lld_set_bus_mode+0x1c>
 80021dc:	2902      	cmp	r1, #2
 80021de:	d001      	beq.n	80021e4 <sdc_lld_set_bus_mode+0x14>
 80021e0:	b111      	cbz	r1, 80021e8 <sdc_lld_set_bus_mode+0x18>
}
 80021e2:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_1;
 80021e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021e8:	6053      	str	r3, [r2, #4]
}
 80021ea:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_0;
 80021ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f0:	6053      	str	r3, [r2, #4]
    break;
 80021f2:	4770      	bx	lr
	...

08002200 <sdc_lld_send_cmd_none>:
  sdcp->sdmmc->ARG = arg;
 8002200:	6c40      	ldr	r0, [r0, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8002202:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
  sdcp->sdmmc->ARG = arg;
 8002206:	6082      	str	r2, [r0, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8002208:	60c1      	str	r1, [r0, #12]
  while ((sdcp->sdmmc->STA & SDMMC_STA_CMDSENT) == 0U) {
 800220a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800220c:	061b      	lsls	r3, r3, #24
 800220e:	d5fc      	bpl.n	800220a <sdc_lld_send_cmd_none+0xa>
  sdcp->sdmmc->ICR = SDMMC_ICR_CMDSENTC;
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	6383      	str	r3, [r0, #56]	; 0x38
}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
	...

08002220 <sdc_lld_send_cmd_short>:
                            uint32_t *resp) {
 8002220:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002222:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8002226:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002228:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800222a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800222c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800222e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002232:	d0fb      	beq.n	800222c <sdc_lld_send_cmd_short+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002234:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT)) != 0U) {
 8002236:	f011 0204 	ands.w	r2, r1, #4
 800223a:	d103      	bne.n	8002244 <sdc_lld_send_cmd_short+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800223c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800223e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8002240:	6019      	str	r1, [r3, #0]
}
 8002242:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002244:	f7ff fed4 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002248:	2001      	movs	r0, #1
}
 800224a:	bd10      	pop	{r4, pc}
 800224c:	0000      	movs	r0, r0
	...

08002250 <sdc_lld_send_cmd_short_crc>:
                                uint32_t *resp) {
 8002250:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002252:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8002256:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002258:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800225a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800225c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800225e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002262:	d0fb      	beq.n	800225c <sdc_lld_send_cmd_short_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002264:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002266:	f011 0205 	ands.w	r2, r1, #5
 800226a:	d103      	bne.n	8002274 <sdc_lld_send_cmd_short_crc+0x24>
  *resp = sdcp->sdmmc->RESP1;
 800226c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800226e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8002270:	6019      	str	r1, [r3, #0]
}
 8002272:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002274:	f7ff febc 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002278:	2001      	movs	r0, #1
}
 800227a:	bd10      	pop	{r4, pc}
 800227c:	0000      	movs	r0, r0
	...

08002280 <sdc_lld_send_cmd_long_crc>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_send_cmd_long_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                               uint32_t *resp) {
 8002280:	b510      	push	{r4, lr}
  uint32_t sta;

  (void)sdcp;

  sdcp->sdmmc->ARG = arg;
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 8002282:	f441 5198 	orr.w	r1, r1, #4864	; 0x1300
  sdcp->sdmmc->ARG = arg;
 8002286:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002288:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 800228a:	60e1      	str	r1, [r4, #12]
                                    SDMMC_CMD_CPSMEN;
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800228c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800228e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002292:	d0fb      	beq.n	800228c <sdc_lld_send_cmd_long_crc+0xc>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002294:	63a2      	str	r2, [r4, #56]	; 0x38
                           SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_ERROR_MASK)) != 0U) {
 8002296:	f011 023f 	ands.w	r2, r1, #63	; 0x3f
 800229a:	d109      	bne.n	80022b0 <sdc_lld_send_cmd_long_crc+0x30>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  /* Save bytes in reverse order because MSB in response comes first.*/
  *resp++ = sdcp->sdmmc->RESP4;
 800229c:	6a21      	ldr	r1, [r4, #32]
  *resp++ = sdcp->sdmmc->RESP3;
  *resp++ = sdcp->sdmmc->RESP2;
  *resp   = sdcp->sdmmc->RESP1;
  return HAL_SUCCESS;
 800229e:	4610      	mov	r0, r2
  *resp++ = sdcp->sdmmc->RESP4;
 80022a0:	6019      	str	r1, [r3, #0]
  *resp++ = sdcp->sdmmc->RESP3;
 80022a2:	69e2      	ldr	r2, [r4, #28]
 80022a4:	605a      	str	r2, [r3, #4]
  *resp++ = sdcp->sdmmc->RESP2;
 80022a6:	69a2      	ldr	r2, [r4, #24]
 80022a8:	609a      	str	r2, [r3, #8]
  *resp   = sdcp->sdmmc->RESP1;
 80022aa:	6962      	ldr	r2, [r4, #20]
 80022ac:	60da      	str	r2, [r3, #12]
}
 80022ae:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80022b0:	f7ff fe9e 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80022b4:	2001      	movs	r0, #1
}
 80022b6:	bd10      	pop	{r4, pc}
	...

080022c0 <sdc_lld_read_special>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_special(SDCDriver *sdcp, uint8_t *buf, size_t bytes,
                          uint8_t cmd, uint32_t arg) {
 80022c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022c4:	4616      	mov	r6, r2
 80022c6:	4698      	mov	r8, r3
 80022c8:	460f      	mov	r7, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80022ca:	4937      	ldr	r1, [pc, #220]	; (80023a8 <sdc_lld_read_special+0xe8>)
                          uint8_t cmd, uint32_t arg) {
 80022cc:	4605      	mov	r5, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80022ce:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80022d2:	6853      	ldr	r3, [r2, #4]
 80022d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022d8:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	fbb4 f4f3 	udiv	r4, r4, r3
 80022e0:	fba1 1404 	umull	r1, r4, r1, r4
 80022e4:	f242 7310 	movw	r3, #10000	; 0x2710
 80022e8:	09a4      	lsrs	r4, r4, #6
 80022ea:	fb03 f404 	mul.w	r4, r3, r4
  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 80022ee:	6254      	str	r4, [r2, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp)) {
 80022f0:	f7fe fe86 	bl	8001000 <_sdc_wait_for_transfer_state>
 80022f4:	2800      	cmp	r0, #0
 80022f6:	d12e      	bne.n	8002356 <sdc_lld_read_special+0x96>
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80022f8:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80022fa:	2201      	movs	r2, #1
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80022fc:	f448 5388 	orr.w	r3, r8, #4352	; 0x1100
 8002300:	4681      	mov	r9, r0
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002302:	65a7      	str	r7, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002304:	6522      	str	r2, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002306:	f04f 32ff 	mov.w	r2, #4294967295

  if (sdc_lld_prepare_read_bytes(sdcp, buf, bytes))
    goto error;

  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 800230a:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800230c:	63a2      	str	r2, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 800230e:	f44f 7295 	mov.w	r2, #298	; 0x12a
 8002312:	63e2      	str	r2, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002314:	f242 0207 	movw	r2, #8199	; 0x2007
  sdcp->sdmmc->DLEN  = bytes;
 8002318:	62a6      	str	r6, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800231a:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdcp->sdmmc->ARG = arg;
 800231c:	9a08      	ldr	r2, [sp, #32]
 800231e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002320:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002322:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002324:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002328:	d0fb      	beq.n	8002322 <sdc_lld_read_special+0x62>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800232a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800232e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002330:	d129      	bne.n	8002386 <sdc_lld_read_special+0xc6>
  *resp = sdcp->sdmmc->RESP1;
 8002332:	6962      	ldr	r2, [r4, #20]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002334:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <sdc_lld_read_special+0xec>)
  *resp = sdcp->sdmmc->RESP1;
 8002336:	6002      	str	r2, [r0, #0]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002338:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 800233a:	b173      	cbz	r3, 800235a <sdc_lld_read_special+0x9a>
  sta                   = sdcp->sdmmc->STA;
 800233c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800233e:	2300      	movs	r3, #0

  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, 1, sdcp->resp);
  return HAL_FAILED;
 8002340:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 8002344:	4628      	mov	r0, r5
  sdcp->sdmmc->ICR      = sta;
 8002346:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002348:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800234a:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800234c:	f7ff fe50 	bl	8001ff0 <sdc_lld_collect_errors>
}
 8002350:	4648      	mov	r0, r9
 8002352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002356:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002358:	e7f0      	b.n	800233c <sdc_lld_read_special+0x7c>
 800235a:	2330      	movs	r3, #48	; 0x30
 800235c:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 8002360:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002364:	b9ba      	cbnz	r2, 8002396 <sdc_lld_read_special+0xd6>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002366:	2200      	movs	r2, #0
 8002368:	651a      	str	r2, [r3, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 800236a:	63da      	str	r2, [r3, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 800236c:	62da      	str	r2, [r3, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 800236e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002370:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 8002374:	d00b      	beq.n	800238e <sdc_lld_read_special+0xce>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8002376:	f04f 31ff 	mov.w	r1, #4294967295
 800237a:	6399      	str	r1, [r3, #56]	; 0x38
 800237c:	f382 8811 	msr	BASEPRI, r2
}
 8002380:	4648      	mov	r0, r9
 8002382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002386:	4628      	mov	r0, r5
 8002388:	f7ff fe32 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800238c:	e7d6      	b.n	800233c <sdc_lld_read_special+0x7c>
 800238e:	f381 8811 	msr	BASEPRI, r1
  sta                   = sdcp->sdmmc->STA;
 8002392:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002394:	e7d2      	b.n	800233c <sdc_lld_read_special+0x7c>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8002396:	f04f 31ff 	mov.w	r1, #4294967295
 800239a:	f105 0040 	add.w	r0, r5, #64	; 0x40
 800239e:	f001 f8e7 	bl	8003570 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 80023a2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80023a4:	e7df      	b.n	8002366 <sdc_lld_read_special+0xa6>
 80023a6:	bf00      	nop
 80023a8:	10624dd3 	.word	0x10624dd3
 80023ac:	fdffe008 	.word	0xfdffe008

080023b0 <sdc_lld_read_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
                          uint8_t *buf, uint32_t blocks) {
 80023b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023b4:	4616      	mov	r6, r2
 80023b6:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80023b8:	f8df c160 	ldr.w	ip, [pc, #352]	; 800251c <sdc_lld_read_aligned+0x16c>
                          uint8_t *buf, uint32_t blocks) {
 80023bc:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80023be:	f242 7110 	movw	r1, #10000	; 0x2710
                          uint8_t *buf, uint32_t blocks) {
 80023c2:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80023c4:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80023c8:	6853      	ldr	r3, [r2, #4]
 80023ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023ce:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	fbb4 f4f3 	udiv	r4, r4, r3
 80023d6:	fbac c404 	umull	ip, r4, ip, r4
 80023da:	09a4      	lsrs	r4, r4, #6
 80023dc:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 80023e0:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for reading.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 80023e2:	f7fe fe0d 	bl	8001000 <_sdc_wait_for_transfer_state>
 80023e6:	4681      	mov	r9, r0
 80023e8:	b110      	cbz	r0, 80023f0 <sdc_lld_read_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 80023ea:	4648      	mov	r0, r9
 80023ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80023f0:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80023f2:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80023f4:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80023f6:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80023f8:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_read(sdcp, startblk, blocks, sdcp->resp) == true)
 80023fc:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80023fe:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8002400:	f44f 7395 	mov.w	r3, #298	; 0x12a
 8002404:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8002406:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800240a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 800240c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800240e:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8002410:	bf58      	it	pl
 8002412:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8002414:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8002418:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 800241a:	d924      	bls.n	8002466 <sdc_lld_read_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800241c:	f241 1312 	movw	r3, #4370	; 0x1112
 8002420:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002422:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002424:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002428:	d0fb      	beq.n	8002422 <sdc_lld_read_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800242a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800242e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002430:	d13f      	bne.n	80024b2 <sdc_lld_read_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 8002432:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002434:	4d3a      	ldr	r5, [pc, #232]	; (8002520 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8002436:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002438:	401d      	ands	r5, r3
 800243a:	2d00      	cmp	r5, #0
 800243c:	d13c      	bne.n	80024b8 <sdc_lld_read_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800243e:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002442:	4632      	mov	r2, r6
 8002444:	4641      	mov	r1, r8
 8002446:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002448:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800244a:	f7ff fdf1 	bl	8002030 <sdc_lld_wait_transaction_end>
 800244e:	2800      	cmp	r0, #0
 8002450:	d0cb      	beq.n	80023ea <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 8002452:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8002454:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 8002456:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 8002458:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 800245a:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 800245c:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800245e:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002460:	f7ff fdc6 	bl	8001ff0 <sdc_lld_collect_errors>
  if (n > 1U) {
 8002464:	e030      	b.n	80024c8 <sdc_lld_read_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002466:	f241 1311 	movw	r3, #4369	; 0x1111
 800246a:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800246c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800246e:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002472:	d0fb      	beq.n	800246c <sdc_lld_read_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002474:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002478:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800247a:	d139      	bne.n	80024f0 <sdc_lld_read_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 800247c:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 800247e:	4d28      	ldr	r5, [pc, #160]	; (8002520 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8002480:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002482:	401d      	ands	r5, r3
 8002484:	2d00      	cmp	r5, #0
 8002486:	d136      	bne.n	80024f6 <sdc_lld_read_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002488:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800248c:	4632      	mov	r2, r6
 800248e:	4641      	mov	r1, r8
 8002490:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002492:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002494:	f7ff fdcc 	bl	8002030 <sdc_lld_wait_transaction_end>
 8002498:	4603      	mov	r3, r0
 800249a:	2800      	cmp	r0, #0
 800249c:	d0a5      	beq.n	80023ea <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800249e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80024a0:	4638      	mov	r0, r7
  return HAL_FAILED;
 80024a2:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 80024a4:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80024a6:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80024a8:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80024aa:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80024ac:	f7ff fda0 	bl	8001ff0 <sdc_lld_collect_errors>
  if (n > 1U) {
 80024b0:	e79b      	b.n	80023ea <sdc_lld_read_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 80024b2:	4638      	mov	r0, r7
 80024b4:	f7ff fd9c 	bl	8001ff0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80024b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80024ba:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 80024bc:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 80024be:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80024c0:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80024c2:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80024c4:	f7ff fd94 	bl	8001ff0 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80024c8:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80024ca:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80024ce:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80024d0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80024d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80024d4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80024d8:	d0fb      	beq.n	80024d2 <sdc_lld_read_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80024da:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80024de:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80024e0:	d116      	bne.n	8002510 <sdc_lld_read_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 80024e2:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 80024e4:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 80024e8:	6033      	str	r3, [r6, #0]
}
 80024ea:	4648      	mov	r0, r9
 80024ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80024f0:	4638      	mov	r0, r7
 80024f2:	f7ff fd7d 	bl	8001ff0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80024f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80024f8:	2300      	movs	r3, #0
  return HAL_FAILED;
 80024fa:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 80024fe:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8002500:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002502:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002504:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002506:	f7ff fd73 	bl	8001ff0 <sdc_lld_collect_errors>
}
 800250a:	4648      	mov	r0, r9
 800250c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002510:	4638      	mov	r0, r7
  return HAL_FAILED;
 8002512:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8002516:	f7ff fd6b 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800251a:	e766      	b.n	80023ea <sdc_lld_read_aligned+0x3a>
 800251c:	10624dd3 	.word	0x10624dd3
 8002520:	fdffe008 	.word	0xfdffe008
	...

08002530 <sdc_lld_write_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
                           const uint8_t *buf, uint32_t blocks) {
 8002530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002534:	4616      	mov	r6, r2
 8002536:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002538:	f8df c160 	ldr.w	ip, [pc, #352]	; 800269c <sdc_lld_write_aligned+0x16c>
                           const uint8_t *buf, uint32_t blocks) {
 800253c:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 800253e:	f242 7110 	movw	r1, #10000	; 0x2710
                           const uint8_t *buf, uint32_t blocks) {
 8002542:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002544:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 8002548:	6853      	ldr	r3, [r2, #4]
 800254a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800254e:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	fbb4 f4f3 	udiv	r4, r4, r3
 8002556:	fbac c404 	umull	ip, r4, ip, r4
 800255a:	09a4      	lsrs	r4, r4, #6
 800255c:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_WRITE_TIMEOUT);
 8002560:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for writing.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 8002562:	f7fe fd4d 	bl	8001000 <_sdc_wait_for_transfer_state>
 8002566:	4681      	mov	r9, r0
 8002568:	b110      	cbz	r0, 8002570 <sdc_lld_write_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 800256a:	4648      	mov	r0, r9
 800256c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002570:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002572:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002574:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002576:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002578:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_write(sdcp, startblk, blocks, sdcp->resp) == true)
 800257c:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800257e:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8002580:	f44f 738d 	mov.w	r3, #282	; 0x11a
 8002584:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8002586:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800258a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 800258c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258e:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8002590:	bf58      	it	pl
 8002592:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8002594:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8002598:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 800259a:	d924      	bls.n	80025e6 <sdc_lld_write_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800259c:	f241 1319 	movw	r3, #4377	; 0x1119
 80025a0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80025a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80025a4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80025a8:	d0fb      	beq.n	80025a2 <sdc_lld_write_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80025aa:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80025ae:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80025b0:	d13f      	bne.n	8002632 <sdc_lld_write_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 80025b2:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80025b4:	4d3a      	ldr	r5, [pc, #232]	; (80026a0 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 80025b6:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80025b8:	401d      	ands	r5, r3
 80025ba:	2d00      	cmp	r5, #0
 80025bc:	d13c      	bne.n	8002638 <sdc_lld_write_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80025be:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80025c2:	4632      	mov	r2, r6
 80025c4:	4641      	mov	r1, r8
 80025c6:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80025c8:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80025ca:	f7ff fd31 	bl	8002030 <sdc_lld_wait_transaction_end>
 80025ce:	2800      	cmp	r0, #0
 80025d0:	d0cb      	beq.n	800256a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80025d2:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80025d4:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 80025d6:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 80025d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80025da:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80025dc:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80025de:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80025e0:	f7ff fd06 	bl	8001ff0 <sdc_lld_collect_errors>
  if (n > 1U) {
 80025e4:	e030      	b.n	8002648 <sdc_lld_write_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80025e6:	f241 1318 	movw	r3, #4376	; 0x1118
 80025ea:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80025ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80025ee:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80025f2:	d0fb      	beq.n	80025ec <sdc_lld_write_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80025f4:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80025f8:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80025fa:	d139      	bne.n	8002670 <sdc_lld_write_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 80025fc:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80025fe:	4d28      	ldr	r5, [pc, #160]	; (80026a0 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8002600:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002602:	401d      	ands	r5, r3
 8002604:	2d00      	cmp	r5, #0
 8002606:	d136      	bne.n	8002676 <sdc_lld_write_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8002608:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800260c:	4632      	mov	r2, r6
 800260e:	4641      	mov	r1, r8
 8002610:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8002612:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002614:	f7ff fd0c 	bl	8002030 <sdc_lld_wait_transaction_end>
 8002618:	4603      	mov	r3, r0
 800261a:	2800      	cmp	r0, #0
 800261c:	d0a5      	beq.n	800256a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800261e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8002620:	4638      	mov	r0, r7
  return HAL_FAILED;
 8002622:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8002624:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8002626:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002628:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800262a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800262c:	f7ff fce0 	bl	8001ff0 <sdc_lld_collect_errors>
  if (n > 1U) {
 8002630:	e79b      	b.n	800256a <sdc_lld_write_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 8002632:	4638      	mov	r0, r7
 8002634:	f7ff fcdc 	bl	8001ff0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8002638:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800263a:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 800263c:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 800263e:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002640:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002642:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002644:	f7ff fcd4 	bl	8001ff0 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 8002648:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800264a:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 800264e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002650:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002652:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002654:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002658:	d0fb      	beq.n	8002652 <sdc_lld_write_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800265a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800265e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002660:	d116      	bne.n	8002690 <sdc_lld_write_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 8002662:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 8002664:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 8002668:	6033      	str	r3, [r6, #0]
}
 800266a:	4648      	mov	r0, r9
 800266c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002670:	4638      	mov	r0, r7
 8002672:	f7ff fcbd 	bl	8001ff0 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8002676:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8002678:	2300      	movs	r3, #0
  return HAL_FAILED;
 800267a:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 800267e:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8002680:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002682:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002684:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002686:	f7ff fcb3 	bl	8001ff0 <sdc_lld_collect_errors>
}
 800268a:	4648      	mov	r0, r9
 800268c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002690:	4638      	mov	r0, r7
  return HAL_FAILED;
 8002692:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8002696:	f7ff fcab 	bl	8001ff0 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800269a:	e766      	b.n	800256a <sdc_lld_write_aligned+0x3a>
 800269c:	10624dd3 	.word	0x10624dd3
 80026a0:	fdffe008 	.word	0xfdffe008
	...

080026b0 <sdc_lld_read>:
 */
bool sdc_lld_read(SDCDriver *sdcp, uint32_t startblk,
                  uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 80026b0:	f012 0f03 	tst.w	r2, #3
 80026b4:	d022      	beq.n	80026fc <sdc_lld_read+0x4c>
                  uint8_t *buf, uint32_t blocks) {
 80026b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026ba:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 80026bc:	b1d3      	cbz	r3, 80026f4 <sdc_lld_read+0x44>
 80026be:	4606      	mov	r6, r0
 80026c0:	4615      	mov	r5, r2
 80026c2:	460c      	mov	r4, r1
 80026c4:	440f      	add	r7, r1
 80026c6:	e004      	b.n	80026d2 <sdc_lld_read+0x22>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
        return HAL_FAILED;
      }
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80026c8:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 80026ca:	f7fd fe8f 	bl	80003ec <memcpy>
    for (i = 0U; i < blocks; i++) {
 80026ce:	42a7      	cmp	r7, r4
 80026d0:	d010      	beq.n	80026f4 <sdc_lld_read+0x44>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80026d2:	4621      	mov	r1, r4
 80026d4:	2301      	movs	r3, #1
 80026d6:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 80026d8:	4630      	mov	r0, r6
 80026da:	f7ff fe69 	bl	80023b0 <sdc_lld_read_aligned>
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80026de:	f44f 7200 	mov.w	r2, #512	; 0x200
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80026e2:	4603      	mov	r3, r0
      buf += MMCSD_BLOCK_SIZE;
      startblk++;
 80026e4:	3401      	adds	r4, #1
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 80026e6:	4628      	mov	r0, r5
      buf += MMCSD_BLOCK_SIZE;
 80026e8:	4415      	add	r5, r2
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0ec      	beq.n	80026c8 <sdc_lld_read+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
 80026fc:	f7ff be58 	b.w	80023b0 <sdc_lld_read_aligned>

08002700 <sdc_lld_write>:
 */
bool sdc_lld_write(SDCDriver *sdcp, uint32_t startblk,
                   const uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 8002700:	f012 0f03 	tst.w	r2, #3
 8002704:	d01f      	beq.n	8002746 <sdc_lld_write+0x46>
                   const uint8_t *buf, uint32_t blocks) {
 8002706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800270a:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 800270c:	b1c3      	cbz	r3, 8002740 <sdc_lld_write+0x40>
 800270e:	4606      	mov	r6, r0
 8002710:	4615      	mov	r5, r2
 8002712:	460c      	mov	r4, r1
 8002714:	440f      	add	r7, r1
 8002716:	e001      	b.n	800271c <sdc_lld_write+0x1c>
 8002718:	42a7      	cmp	r7, r4
 800271a:	d011      	beq.n	8002740 <sdc_lld_write+0x40>
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 800271c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002720:	4629      	mov	r1, r5
 8002722:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
      buf += MMCSD_BLOCK_SIZE;
 8002724:	4415      	add	r5, r2
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8002726:	f7fd fe61 	bl	80003ec <memcpy>
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 800272a:	4621      	mov	r1, r4
 800272c:	2301      	movs	r3, #1
 800272e:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8002730:	4630      	mov	r0, r6
        return HAL_FAILED;
      startblk++;
 8002732:	3401      	adds	r4, #1
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8002734:	f7ff fefc 	bl	8002530 <sdc_lld_write_aligned>
 8002738:	2800      	cmp	r0, #0
 800273a:	d0ed      	beq.n	8002718 <sdc_lld_write+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
}
 800273c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 8002740:	2000      	movs	r0, #0
}
 8002742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
 8002746:	f7ff bef3 	b.w	8002530 <sdc_lld_write_aligned>
 800274a:	bf00      	nop
 800274c:	0000      	movs	r0, r0
	...

08002750 <sdc_lld_sync>:
bool sdc_lld_sync(SDCDriver *sdcp) {

  /* CHTODO: Implement.*/
  (void)sdcp;
  return HAL_SUCCESS;
}
 8002750:	2000      	movs	r0, #0
 8002752:	4770      	bx	lr
	...

08002760 <sdc_lld_serve_interrupt>:
 8002760:	2330      	movs	r3, #48	; 0x30
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 8002762:	b510      	push	{r4, lr}
 8002764:	f383 8811 	msr	BASEPRI, r3

  osalSysLockFromISR();

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0U;
 8002768:	2400      	movs	r4, #0
 800276a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  chThdResumeI(trp, msg);
 800276c:	3040      	adds	r0, #64	; 0x40
 800276e:	4621      	mov	r1, r4
 8002770:	63dc      	str	r4, [r3, #60]	; 0x3c
 8002772:	f000 ff0d 	bl	8003590 <chThdResumeI>
 8002776:	f384 8811 	msr	BASEPRI, r4
  osalThreadResumeI(&sdcp->thread, MSG_OK);

  osalSysUnlockFromISR();
}
 800277a:	bd10      	pop	{r4, pc}
 800277c:	0000      	movs	r0, r0
	...

08002780 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8002780:	4a12      	ldr	r2, [pc, #72]	; (80027cc <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8002782:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8002786:	2100      	movs	r1, #0
 8002788:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 800278c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8002790:	b430      	push	{r4, r5}
 8002792:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8002796:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 800279a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800279e:	4c0c      	ldr	r4, [pc, #48]	; (80027d0 <st_lld_init+0x50>)
 80027a0:	f040 0001 	orr.w	r0, r0, #1
 80027a4:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80027a8:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 80027aa:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 80027ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027b0:	4302      	orrs	r2, r0
 80027b2:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80027b8:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 80027bc:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 80027be:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80027c0:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 80027c2:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80027c4:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80027c6:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 80027c8:	bc30      	pop	{r4, r5}
 80027ca:	4770      	bx	lr
 80027cc:	58024400 	.word	0x58024400
 80027d0:	5c001000 	.word	0x5c001000
	...

080027e0 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 80027e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 80027e4:	b508      	push	{r3, lr}
  sr  = timp->SR;
 80027e6:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80027e8:	68d3      	ldr	r3, [r2, #12]
 80027ea:	400b      	ands	r3, r1
 80027ec:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 80027ee:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 80027f0:	ea6f 0101 	mvn.w	r1, r1
 80027f4:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 80027f6:	d400      	bmi.n	80027fa <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80027f8:	bd08      	pop	{r3, pc}
 80027fa:	2330      	movs	r3, #48	; 0x30
 80027fc:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8002800:	f000 fa0e 	bl	8002c20 <chSysTimerHandlerI>
 8002804:	2300      	movs	r3, #0
 8002806:	f383 8811 	msr	BASEPRI, r3
 800280a:	bd08      	pop	{r3, pc}
 800280c:	0000      	movs	r0, r0
	...

08002810 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8002810:	4a02      	ldr	r2, [pc, #8]	; (800281c <notify3+0xc>)
 8002812:	6813      	ldr	r3, [r2, #0]
 8002814:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002818:	6013      	str	r3, [r2, #0]
}
 800281a:	4770      	bx	lr
 800281c:	40004800 	.word	0x40004800

08002820 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8002820:	b510      	push	{r4, lr}
  nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_USART3
  sdObjectInit(&SD3);
 8002822:	4c0d      	ldr	r4, [pc, #52]	; (8002858 <sd_lld_init+0x38>)
void sd_lld_init(void) {
 8002824:	b082      	sub	sp, #8
  sdObjectInit(&SD3);
 8002826:	4620      	mov	r0, r4
 8002828:	f7fe fc7a 	bl	8001120 <sdObjectInit>
  iqObjectInit(&SD3.iqueue, sd_in_buf3, sizeof sd_in_buf3, NULL, &SD3);
 800282c:	f104 000c 	add.w	r0, r4, #12
 8002830:	2300      	movs	r3, #0
 8002832:	2210      	movs	r2, #16
 8002834:	4909      	ldr	r1, [pc, #36]	; (800285c <sd_lld_init+0x3c>)
 8002836:	9400      	str	r4, [sp, #0]
 8002838:	f7fd ffd2 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD3.oqueue, sd_out_buf3, sizeof sd_out_buf3, notify3, &SD3);
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <sd_lld_init+0x40>)
 800283e:	2210      	movs	r2, #16
 8002840:	4908      	ldr	r1, [pc, #32]	; (8002864 <sd_lld_init+0x44>)
 8002842:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002846:	9400      	str	r4, [sp, #0]
 8002848:	f7fe f86a 	bl	8000920 <oqObjectInit>
  SD3.usart = USART3;
  SD3.clock = STM32_USART3CLK;
 800284c:	4a06      	ldr	r2, [pc, #24]	; (8002868 <sd_lld_init+0x48>)
 800284e:	4b07      	ldr	r3, [pc, #28]	; (800286c <sd_lld_init+0x4c>)
 8002850:	e9c4 2315 	strd	r2, r3, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8002854:	b002      	add	sp, #8
 8002856:	bd10      	pop	{r4, pc}
 8002858:	24001130 	.word	0x24001130
 800285c:	24001190 	.word	0x24001190
 8002860:	08002811 	.word	0x08002811
 8002864:	240011a0 	.word	0x240011a0
 8002868:	40004800 	.word	0x40004800
 800286c:	05f5e100 	.word	0x05f5e100

08002870 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8002870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8002874:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8002876:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8002878:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800287a:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 800287c:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800287e:	d156      	bne.n	800292e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8002880:	05e2      	lsls	r2, r4, #23
 8002882:	d448      	bmi.n	8002916 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8002884:	06a0      	lsls	r0, r4, #26
 8002886:	d510      	bpl.n	80028aa <sd_lld_serve_interrupt+0x3a>
 8002888:	f04f 0830 	mov.w	r8, #48	; 0x30
 800288c:	2700      	movs	r7, #0
 800288e:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8002892:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002894:	4630      	mov	r0, r6
 8002896:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 800289a:	4019      	ands	r1, r3
 800289c:	f7fe fc50 	bl	8001140 <sdIncomingDataI>
 80028a0:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 80028a4:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 80028a6:	06a3      	lsls	r3, r4, #26
 80028a8:	d4f1      	bmi.n	800288e <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80028aa:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80028ae:	f01a 0f80 	tst.w	sl, #128	; 0x80
 80028b2:	d01d      	beq.n	80028f0 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 80028b4:	0621      	lsls	r1, r4, #24
 80028b6:	d51b      	bpl.n	80028f0 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 80028b8:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80028bc:	2730      	movs	r7, #48	; 0x30
 80028be:	f04f 0900 	mov.w	r9, #0
 80028c2:	e005      	b.n	80028d0 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 80028c4:	62a8      	str	r0, [r5, #40]	; 0x28
 80028c6:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 80028ca:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 80028cc:	0622      	lsls	r2, r4, #24
 80028ce:	d50f      	bpl.n	80028f0 <sd_lld_serve_interrupt+0x80>
 80028d0:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 80028d4:	4640      	mov	r0, r8
 80028d6:	f7fe f86b 	bl	80009b0 <oqGetI>
      if (b < MSG_OK) {
 80028da:	2800      	cmp	r0, #0
 80028dc:	daf2      	bge.n	80028c4 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 80028de:	2108      	movs	r1, #8
 80028e0:	1d30      	adds	r0, r6, #4
 80028e2:	f000 ffcd 	bl	8003880 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 80028e6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80028ea:	2300      	movs	r3, #0
 80028ec:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80028f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80028f4:	d00b      	beq.n	800290e <sd_lld_serve_interrupt+0x9e>
 80028f6:	0663      	lsls	r3, r4, #25
 80028f8:	d509      	bpl.n	800290e <sd_lld_serve_interrupt+0x9e>
 80028fa:	2330      	movs	r3, #48	; 0x30
 80028fc:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8002900:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8002904:	429a      	cmp	r2, r3
 8002906:	d02d      	beq.n	8002964 <sd_lld_serve_interrupt+0xf4>
 8002908:	2300      	movs	r3, #0
 800290a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800290e:	f8c5 a000 	str.w	sl, [r5]
}
 8002912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002916:	2330      	movs	r3, #48	; 0x30
 8002918:	f383 8811 	msr	BASEPRI, r3
 800291c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002920:	1d30      	adds	r0, r6, #4
 8002922:	f000 ffad 	bl	8003880 <chEvtBroadcastFlagsI>
 8002926:	2300      	movs	r3, #0
 8002928:	f383 8811 	msr	BASEPRI, r3
}
 800292c:	e7aa      	b.n	8002884 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 800292e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8002932:	07e3      	lsls	r3, r4, #31
 8002934:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8002938:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 800293c:	bf48      	it	mi
 800293e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 8002942:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 8002944:	bf48      	it	mi
 8002946:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 800294a:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 800294c:	bf48      	it	mi
 800294e:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8002952:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8002956:	1d30      	adds	r0, r6, #4
 8002958:	f000 ff92 	bl	8003880 <chEvtBroadcastFlagsI>
 800295c:	2300      	movs	r3, #0
 800295e:	f383 8811 	msr	BASEPRI, r3
}
 8002962:	e78d      	b.n	8002880 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8002964:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0ce      	beq.n	8002908 <sd_lld_serve_interrupt+0x98>
 800296a:	2110      	movs	r1, #16
 800296c:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 800296e:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 8002972:	f000 ff85 	bl	8003880 <chEvtBroadcastFlagsI>
 8002976:	e7c7      	b.n	8002908 <sd_lld_serve_interrupt+0x98>
	...

08002980 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8002980:	4a5c      	ldr	r2, [pc, #368]	; (8002af4 <__early_init+0x174>)
 8002982:	f240 71ff 	movw	r1, #2047	; 0x7ff
  RCC->AHB4RSTR &= ~mask;
 8002986:	485c      	ldr	r0, [pc, #368]	; (8002af8 <__early_init+0x178>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8002988:	2300      	movs	r3, #0
 800298a:	f8df c170 	ldr.w	ip, [pc, #368]	; 8002afc <__early_init+0x17c>
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800298e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  RCC->AHB4RSTR |= mask;
 8002992:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
  gpiop->PUPDR   = config->pupdr;
 8002996:	f04f 3855 	mov.w	r8, #1431655765	; 0x55555555
  gpiop->OSPEEDR = config->ospeedr;
 800299a:	4d59      	ldr	r5, [pc, #356]	; (8002b00 <__early_init+0x180>)
 800299c:	430c      	orrs	r4, r1
  gpiop->OTYPER  = config->otyper;
 800299e:	f8df e164 	ldr.w	lr, [pc, #356]	; 8002b04 <__early_init+0x184>
  gpiop->PUPDR   = config->pupdr;
 80029a2:	f8df 9164 	ldr.w	r9, [pc, #356]	; 8002b08 <__early_init+0x188>
 80029a6:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80029aa:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
  gpiop->OTYPER  = config->otyper;
 80029ae:	4f57      	ldr	r7, [pc, #348]	; (8002b0c <__early_init+0x18c>)
 80029b0:	4020      	ands	r0, r4
 80029b2:	4c57      	ldr	r4, [pc, #348]	; (8002b10 <__early_init+0x190>)
 80029b4:	4e57      	ldr	r6, [pc, #348]	; (8002b14 <__early_init+0x194>)
 80029b6:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80029ba:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80029be:	f8d2 00e0 	ldr.w	r0, [r2, #224]	; 0xe0
 80029c2:	4308      	orrs	r0, r1
 80029c4:	f8c2 00e0 	str.w	r0, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 80029c8:	f8d2 0108 	ldr.w	r0, [r2, #264]	; 0x108
 80029cc:	4308      	orrs	r0, r1
  gpiop->ODR     = config->odr;
 80029ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029d2:	f8c2 0108 	str.w	r0, [r2, #264]	; 0x108
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 80029d6:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
  gpiop->PUPDR   = config->pupdr;
 80029da:	4a4f      	ldr	r2, [pc, #316]	; (8002b18 <__early_init+0x198>)
  gpiop->OTYPER  = config->otyper;
 80029dc:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80029de:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 80029e0:	60e2      	str	r2, [r4, #12]
  gpiop->AFRL    = config->afrl;
 80029e2:	4a4e      	ldr	r2, [pc, #312]	; (8002b1c <__early_init+0x19c>)
  gpiop->ODR     = config->odr;
 80029e4:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80029e6:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80029e8:	4a4d      	ldr	r2, [pc, #308]	; (8002b20 <__early_init+0x1a0>)
  gpiop->OTYPER  = config->otyper;
 80029ea:	484e      	ldr	r0, [pc, #312]	; (8002b24 <__early_init+0x1a4>)
  gpiop->AFRH    = config->afrh;
 80029ec:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80029ee:	4a4e      	ldr	r2, [pc, #312]	; (8002b28 <__early_init+0x1a8>)
  gpiop->OTYPER  = config->otyper;
 80029f0:	4d4e      	ldr	r5, [pc, #312]	; (8002b2c <__early_init+0x1ac>)
  gpiop->MODER   = config->moder;
 80029f2:	6022      	str	r2, [r4, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80029f4:	4c4e      	ldr	r4, [pc, #312]	; (8002b30 <__early_init+0x1b0>)
  gpiop->OTYPER  = config->otyper;
 80029f6:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80029f8:	6084      	str	r4, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 80029fa:	f104 6415 	add.w	r4, r4, #156237824	; 0x9500000
  gpiop->OTYPER  = config->otyper;
 80029fe:	4a4d      	ldr	r2, [pc, #308]	; (8002b34 <__early_init+0x1b4>)
  gpiop->PUPDR   = config->pupdr;
 8002a00:	f504 248a 	add.w	r4, r4, #282624	; 0x45000
 8002a04:	f204 4491 	addw	r4, r4, #1169	; 0x491
 8002a08:	60c4      	str	r4, [r0, #12]
  gpiop->ODR     = config->odr;
 8002a0a:	f64b 747e 	movw	r4, #49022	; 0xbf7e
 8002a0e:	6144      	str	r4, [r0, #20]
  gpiop->AFRH    = config->afrh;
 8002a10:	f44f 0430 	mov.w	r4, #11534336	; 0xb00000
  gpiop->AFRL    = config->afrl;
 8002a14:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8002a16:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002a18:	4c47      	ldr	r4, [pc, #284]	; (8002b38 <__early_init+0x1b8>)
 8002a1a:	6004      	str	r4, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8002a1c:	4847      	ldr	r0, [pc, #284]	; (8002b3c <__early_init+0x1bc>)
  gpiop->OTYPER  = config->otyper;
 8002a1e:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002a20:	6090      	str	r0, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8002a22:	4847      	ldr	r0, [pc, #284]	; (8002b40 <__early_init+0x1c0>)
  gpiop->OTYPER  = config->otyper;
 8002a24:	4c47      	ldr	r4, [pc, #284]	; (8002b44 <__early_init+0x1c4>)
  gpiop->PUPDR   = config->pupdr;
 8002a26:	60d0      	str	r0, [r2, #12]
  gpiop->AFRL    = config->afrl;
 8002a28:	4847      	ldr	r0, [pc, #284]	; (8002b48 <__early_init+0x1c8>)
  gpiop->ODR     = config->odr;
 8002a2a:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8002a2c:	6210      	str	r0, [r2, #32]
  gpiop->MODER   = config->moder;
 8002a2e:	f640 2008 	movw	r0, #2568	; 0xa08
  gpiop->AFRH    = config->afrh;
 8002a32:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002a34:	6010      	str	r0, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8002a36:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
  gpiop->OTYPER  = config->otyper;
 8002a3a:	f8ce 3004 	str.w	r3, [lr, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002a3e:	f8ce 2008 	str.w	r2, [lr, #8]
  gpiop->PUPDR   = config->pupdr;
 8002a42:	f8ce 900c 	str.w	r9, [lr, #12]
  gpiop->AFRH    = config->afrh;
 8002a46:	f04f 0977 	mov.w	r9, #119	; 0x77
  gpiop->ODR     = config->odr;
 8002a4a:	f8ce 1014 	str.w	r1, [lr, #20]
  gpiop->AFRL    = config->afrl;
 8002a4e:	f8ce 3020 	str.w	r3, [lr, #32]
  gpiop->AFRH    = config->afrh;
 8002a52:	f8ce 9024 	str.w	r9, [lr, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002a56:	f44f 2920 	mov.w	r9, #655360	; 0xa0000
  gpiop->OTYPER  = config->otyper;
 8002a5a:	483c      	ldr	r0, [pc, #240]	; (8002b4c <__early_init+0x1cc>)
  gpiop->MODER   = config->moder;
 8002a5c:	f8ce 9000 	str.w	r9, [lr]
  gpiop->OTYPER  = config->otyper;
 8002a60:	f8cc 3004 	str.w	r3, [ip, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002a64:	f8cc 3008 	str.w	r3, [ip, #8]
  gpiop->PUPDR   = config->pupdr;
 8002a68:	f8cc 800c 	str.w	r8, [ip, #12]
  gpiop->ODR     = config->odr;
 8002a6c:	f8cc 1014 	str.w	r1, [ip, #20]
  gpiop->AFRL    = config->afrl;
 8002a70:	f8cc 3020 	str.w	r3, [ip, #32]
  gpiop->AFRH    = config->afrh;
 8002a74:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002a78:	f8cc 3000 	str.w	r3, [ip]
  gpiop->OTYPER  = config->otyper;
 8002a7c:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002a7e:	60bb      	str	r3, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
 8002a80:	f8c7 800c 	str.w	r8, [r7, #12]
  gpiop->ODR     = config->odr;
 8002a84:	6179      	str	r1, [r7, #20]
  gpiop->AFRL    = config->afrl;
 8002a86:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
 8002a88:	627b      	str	r3, [r7, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002a8a:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8002a8c:	f04f 674c 	mov.w	r7, #213909504	; 0xcc00000
  gpiop->OTYPER  = config->otyper;
 8002a90:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002a92:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
 8002a94:	4f2e      	ldr	r7, [pc, #184]	; (8002b50 <__early_init+0x1d0>)
  gpiop->OTYPER  = config->otyper;
 8002a96:	4a2f      	ldr	r2, [pc, #188]	; (8002b54 <__early_init+0x1d4>)
  gpiop->PUPDR   = config->pupdr;
 8002a98:	60f7      	str	r7, [r6, #12]
  gpiop->ODR     = config->odr;
 8002a9a:	f64f 77bf 	movw	r7, #65471	; 0xffbf
 8002a9e:	6177      	str	r7, [r6, #20]
  gpiop->AFRH    = config->afrh;
 8002aa0:	4f2d      	ldr	r7, [pc, #180]	; (8002b58 <__early_init+0x1d8>)
  gpiop->AFRL    = config->afrl;
 8002aa2:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
 8002aa4:	6277      	str	r7, [r6, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002aa6:	4f2d      	ldr	r7, [pc, #180]	; (8002b5c <__early_init+0x1dc>)
 8002aa8:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8002aaa:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
 8002aac:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002aae:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 8002ab0:	4e2b      	ldr	r6, [pc, #172]	; (8002b60 <__early_init+0x1e0>)
 8002ab2:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
 8002ab4:	6169      	str	r1, [r5, #20]
  gpiop->AFRL    = config->afrl;
 8002ab6:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
 8002ab8:	626b      	str	r3, [r5, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002aba:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
 8002abc:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002abe:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8002ac0:	f8c4 800c 	str.w	r8, [r4, #12]
  gpiop->ODR     = config->odr;
 8002ac4:	6161      	str	r1, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8002ac6:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8002ac8:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002aca:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 8002acc:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002ace:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8002ad0:	f8c0 800c 	str.w	r8, [r0, #12]
  gpiop->ODR     = config->odr;
 8002ad4:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8002ad6:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8002ad8:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002ada:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8002adc:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8002ade:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8002ae0:	f8c2 800c 	str.w	r8, [r2, #12]
  gpiop->ODR     = config->odr;
 8002ae4:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8002ae6:	6213      	str	r3, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8002ae8:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8002aea:	6013      	str	r3, [r2, #0]

  stm32_gpio_init();
  stm32_clock_init();
}
 8002aec:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  stm32_clock_init();
 8002af0:	f7fe bc2e 	b.w	8001350 <stm32_clock_init>
 8002af4:	58024400 	.word	0x58024400
 8002af8:	fffff800 	.word	0xfffff800
 8002afc:	58021000 	.word	0x58021000
 8002b00:	ffffc03c 	.word	0xffffc03c
 8002b04:	58020c00 	.word	0x58020c00
 8002b08:	55505555 	.word	0x55505555
 8002b0c:	58021400 	.word	0x58021400
 8002b10:	58020000 	.word	0x58020000
 8002b14:	58021800 	.word	0x58021800
 8002b18:	40005551 	.word	0x40005551
 8002b1c:	b0000bb0 	.word	0xb0000bb0
 8002b20:	000aaa0a 	.word	0x000aaa0a
 8002b24:	58020400 	.word	0x58020400
 8002b28:	aaae8028 	.word	0xaaae8028
 8002b2c:	58021c00 	.word	0x58021c00
 8002b30:	3c00c0c3 	.word	0x3c00c0c3
 8002b34:	58020800 	.word	0x58020800
 8002b38:	18004081 	.word	0x18004081
 8002b3c:	0c000f0c 	.word	0x0c000f0c
 8002b40:	01555051 	.word	0x01555051
 8002b44:	58022000 	.word	0x58022000
 8002b48:	00bb00b0 	.word	0x00bb00b0
 8002b4c:	58022400 	.word	0x58022400
 8002b50:	51150555 	.word	0x51150555
 8002b54:	58022800 	.word	0x58022800
 8002b58:	00b0b000 	.word	0x00b0b000
 8002b5c:	08801000 	.word	0x08801000
 8002b60:	55555550 	.word	0x55555550
	...

08002b70 <sdc_lld_is_card_inserted>:
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return true;
}
 8002b70:	2001      	movs	r0, #1
 8002b72:	4770      	bx	lr
	...

08002b80 <sdc_lld_is_write_protected>:
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return false;
}
 8002b80:	2000      	movs	r0, #0
 8002b82:	4770      	bx	lr
	...

08002b90 <boardInit>:
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {

}
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
	...

08002ba0 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8002ba0:	b530      	push	{r4, r5, lr}
 8002ba2:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8002ba4:	4d11      	ldr	r5, [pc, #68]	; (8002bec <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8002ba6:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8002ba8:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 8002baa:	4668      	mov	r0, sp
 8002bac:	2404      	movs	r4, #4
 8002bae:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 8002bb0:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 8002bb4:	f000 fd2c 	bl	8003610 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8002bb8:	4668      	mov	r0, sp
 8002bba:	f000 fd39 	bl	8003630 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8002bbe:	4668      	mov	r0, sp
 8002bc0:	f000 fd3e 	bl	8003640 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8002bc4:	3c01      	subs	r4, #1
 8002bc6:	d1f7      	bne.n	8002bb8 <chSysInit+0x18>
  tcp->offset = tm.best;
 8002bc8:	9b00      	ldr	r3, [sp, #0]
 8002bca:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8002bcc:	f000 fe88 	bl	80038e0 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8002bd0:	f000 fede 	bl	8003990 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8002bd4:	f000 ff04 	bl	80039e0 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8002bd8:	4905      	ldr	r1, [pc, #20]	; (8002bf0 <chSysInit+0x50>)
 8002bda:	4806      	ldr	r0, [pc, #24]	; (8002bf4 <chSysInit+0x54>)
 8002bdc:	f000 fb70 	bl	80032c0 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8002be0:	2302      	movs	r3, #2
 8002be2:	702b      	strb	r3, [r5, #0]
 8002be4:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 8002be8:	b007      	add	sp, #28
 8002bea:	bd30      	pop	{r4, r5, pc}
 8002bec:	24001ba0 	.word	0x24001ba0
 8002bf0:	08004884 	.word	0x08004884
 8002bf4:	240011b0 	.word	0x240011b0
	...

08002c00 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8002c00:	b508      	push	{r3, lr}
 8002c02:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c04:	b672      	cpsid	i

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8002c06:	f000 f8b3 	bl	8002d70 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8002c0a:	4903      	ldr	r1, [pc, #12]	; (8002c18 <chSysHalt+0x18>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8002c0c:	4b03      	ldr	r3, [pc, #12]	; (8002c1c <chSysHalt+0x1c>)
 8002c0e:	2203      	movs	r2, #3
  currcore->dbg.panic_msg = reason;
 8002c10:	f8c1 40e4 	str.w	r4, [r1, #228]	; 0xe4
  ch_system.state = ch_sys_halted;
 8002c14:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8002c16:	e7fe      	b.n	8002c16 <chSysHalt+0x16>
 8002c18:	240011b0 	.word	0x240011b0
 8002c1c:	24001ba0 	.word	0x24001ba0

08002c20 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8002c20:	f000 b996 	b.w	8002f50 <chVTDoTickI>
	...

08002c30 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8002c30:	4a02      	ldr	r2, [pc, #8]	; (8002c3c <chRFCUCollectFaultsI+0xc>)
 8002c32:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002c34:	4303      	orrs	r3, r0
 8002c36:	63d3      	str	r3, [r2, #60]	; 0x3c
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	240011b0 	.word	0x240011b0

08002c40 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8002c40:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8002c42:	4c0c      	ldr	r4, [pc, #48]	; (8002c74 <trace_next.constprop.0+0x34>)
 8002c44:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
 8002c48:	f7fd fd42 	bl	80006d0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8002c4c:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8002c50:	f504 610f 	add.w	r1, r4, #2288	; 0x8f0
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8002c54:	4a08      	ldr	r2, [pc, #32]	; (8002c78 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8002c56:	6068      	str	r0, [r5, #4]
 8002c58:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	f360 221f 	bfi	r2, r0, #8, #24
 8002c60:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8002c64:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8002c68:	428b      	cmp	r3, r1
 8002c6a:	bf28      	it	cs
 8002c6c:	4613      	movcs	r3, r2
 8002c6e:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
  }
}
 8002c72:	bd38      	pop	{r3, r4, r5, pc}
 8002c74:	240011b0 	.word	0x240011b0
 8002c78:	e0001000 	.word	0xe0001000
 8002c7c:	00000000 	.word	0x00000000

08002c80 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8002c80:	4602      	mov	r2, r0
 8002c82:	4907      	ldr	r1, [pc, #28]	; (8002ca0 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8002c84:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8002c86:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 8002c8a:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8002c8c:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8002c90:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8002c92:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8002c94:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8002c96:	f36f 0102 	bfc	r1, #0, #3
 8002c9a:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8002c9c:	d1f6      	bne.n	8002c8c <__trace_object_init+0xc>
  }
}
 8002c9e:	4770      	bx	lr
 8002ca0:	0080ffff 	.word	0x0080ffff
	...

08002cb0 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8002cb0:	4b09      	ldr	r3, [pc, #36]	; (8002cd8 <__trace_ready+0x28>)
 8002cb2:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8002cb6:	07d2      	lsls	r2, r2, #31
 8002cb8:	d500      	bpl.n	8002cbc <__trace_ready+0xc>
 8002cba:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8002cbc:	7f02      	ldrb	r2, [r0, #28]
void __trace_ready(thread_t *tp, msg_t msg) {
 8002cbe:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8002cc0:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8002cc4:	00d3      	lsls	r3, r2, #3
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8002cca:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8002cce:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8002cd0:	bc10      	pop	{r4}
    trace_next(oip);
 8002cd2:	f7ff bfb5 	b.w	8002c40 <trace_next.constprop.0>
 8002cd6:	bf00      	nop
 8002cd8:	240011b0 	.word	0x240011b0
 8002cdc:	00000000 	.word	0x00000000

08002ce0 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8002ce0:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <__trace_switch+0x28>)
 8002ce2:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8002ce6:	0792      	lsls	r2, r2, #30
 8002ce8:	d500      	bpl.n	8002cec <__trace_switch+0xc>
 8002cea:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8002cec:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8002cee:	7f0a      	ldrb	r2, [r1, #28]
 8002cf0:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8002cf4:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8002cf6:	6b49      	ldr	r1, [r1, #52]	; 0x34
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8002cfc:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8002d00:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8002d02:	bc10      	pop	{r4}
    trace_next(oip);
 8002d04:	f7ff bf9c 	b.w	8002c40 <trace_next.constprop.0>
 8002d08:	240011b0 	.word	0x240011b0
 8002d0c:	00000000 	.word	0x00000000

08002d10 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8002d10:	4a0a      	ldr	r2, [pc, #40]	; (8002d3c <__trace_isr_enter+0x2c>)
 8002d12:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_enter(const char *isr) {
 8002d16:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8002d18:	f013 0404 	ands.w	r4, r3, #4
 8002d1c:	d000      	beq.n	8002d20 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8002d1e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002d20:	2330      	movs	r3, #48	; 0x30
 8002d22:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8002d26:	2103      	movs	r1, #3
 8002d28:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 8002d2c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8002d2e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8002d30:	f7ff ff86 	bl	8002c40 <trace_next.constprop.0>
 8002d34:	f384 8811 	msr	BASEPRI, r4
}
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	bf00      	nop
 8002d3c:	240011b0 	.word	0x240011b0

08002d40 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8002d40:	4a0a      	ldr	r2, [pc, #40]	; (8002d6c <__trace_isr_leave+0x2c>)
 8002d42:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_leave(const char *isr) {
 8002d46:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8002d48:	f013 0404 	ands.w	r4, r3, #4
 8002d4c:	d000      	beq.n	8002d50 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8002d4e:	bd10      	pop	{r4, pc}
 8002d50:	2330      	movs	r3, #48	; 0x30
 8002d52:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8002d56:	2104      	movs	r1, #4
 8002d58:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 8002d5c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8002d5e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8002d60:	f7ff ff6e 	bl	8002c40 <trace_next.constprop.0>
 8002d64:	f384 8811 	msr	BASEPRI, r4
}
 8002d68:	bd10      	pop	{r4, pc}
 8002d6a:	bf00      	nop
 8002d6c:	240011b0 	.word	0x240011b0

08002d70 <__trace_halt>:
 * @notapi
 */
void __trace_halt(const char *reason) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8002d70:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <__trace_halt+0x1c>)
 8002d72:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8002d76:	0712      	lsls	r2, r2, #28
 8002d78:	d500      	bpl.n	8002d7c <__trace_halt+0xc>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
    oip->trace_buffer.ptr->state         = 0;
    oip->trace_buffer.ptr->u.halt.reason = reason;
    trace_next(oip);
  }
}
 8002d7a:	4770      	bx	lr
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8002d7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002d80:	2205      	movs	r2, #5
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8002d82:	6098      	str	r0, [r3, #8]
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8002d84:	701a      	strb	r2, [r3, #0]
    trace_next(oip);
 8002d86:	f7ff bf5b 	b.w	8002c40 <trace_next.constprop.0>
 8002d8a:	bf00      	nop
 8002d8c:	240011b0 	.word	0x240011b0

08002d90 <vt_insert_first.constprop.0>:
 * @param[in] vtlp      pointer to a @p virtual_timers_list_t structure
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8002d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8002d92:	4d15      	ldr	r5, [pc, #84]	; (8002de8 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8002d94:	4614      	mov	r4, r2
 8002d96:	460e      	mov	r6, r1
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = vtlp->lastdelta;
 8002d98:	6a2f      	ldr	r7, [r5, #32]
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 8002d9a:	f105 0310 	add.w	r3, r5, #16
  vtlp->lasttime = now;
 8002d9e:	61e9      	str	r1, [r5, #28]
  dlp->delta      = delta;
 8002da0:	42ba      	cmp	r2, r7
  dlp->prev       = dlhp;
 8002da2:	e9c0 3201 	strd	r3, r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 8002da6:	bf38      	it	cc
 8002da8:	463c      	movcc	r4, r7
 8002daa:	692b      	ldr	r3, [r5, #16]
 8002dac:	6003      	str	r3, [r0, #0]
  dlp->next->prev = dlp;
 8002dae:	6058      	str	r0, [r3, #4]
  dlhp->next      = dlp;
 8002db0:	6128      	str	r0, [r5, #16]
  stStartAlarm(time);
 8002db2:	1908      	adds	r0, r1, r4
 8002db4:	f7fd fc94 	bl	80006e0 <stStartAlarm>
  return stGetCounter();
 8002db8:	f7fd fc8a 	bl	80006d0 <stGetCounter>
  return (sysinterval_t)((systime_t)(end - start));
 8002dbc:	1b82      	subs	r2, r0, r6
 8002dbe:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8002dc0:	42a2      	cmp	r2, r4
 8002dc2:	d209      	bcs.n	8002dd8 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > vtlp->lastdelta) {
 8002dc4:	6a2b      	ldr	r3, [r5, #32]
 8002dc6:	429f      	cmp	r7, r3
 8002dc8:	d800      	bhi.n	8002dcc <vt_insert_first.constprop.0+0x3c>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8002dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    vtlp->lastdelta = currdelta;
 8002dcc:	622f      	str	r7, [r5, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002dce:	2001      	movs	r0, #1
}
 8002dd0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002dd4:	f7ff bf2c 	b.w	8002c30 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8002dd8:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 8002dda:	1930      	adds	r0, r6, r4
 8002ddc:	4627      	mov	r7, r4
    now = newnow;
 8002dde:	461e      	mov	r6, r3
 8002de0:	f7fd fc8e 	bl	8000700 <stSetAlarm>
  while (true) {
 8002de4:	e7e8      	b.n	8002db8 <vt_insert_first.constprop.0+0x28>
 8002de6:	bf00      	nop
 8002de8:	240011b0 	.word	0x240011b0
 8002dec:	00000000 	.word	0x00000000

08002df0 <vt_enqueue.constprop.0>:
 *
 * @param[in] vtlp      pointer to a @p virtual_timers_list_t structure
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 * @param[in] delay     delay over current system time
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8002df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8002df4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8002e9c <vt_enqueue.constprop.0+0xac>
 8002df8:	4607      	mov	r7, r0
 8002dfa:	460e      	mov	r6, r1
  return stGetCounter();
 8002dfc:	f7fd fc68 	bl	80006d0 <stGetCounter>
 8002e00:	464b      	mov	r3, r9
 8002e02:	4680      	mov	r8, r0
 8002e04:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8002e08:	429d      	cmp	r5, r3
 8002e0a:	d03b      	beq.n	8002e84 <vt_enqueue.constprop.0+0x94>
 8002e0c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8002e10:	68ab      	ldr	r3, [r5, #8]
 8002e12:	1b04      	subs	r4, r0, r4
      delta = delay;
 8002e14:	1934      	adds	r4, r6, r4
 8002e16:	bf28      	it	cs
 8002e18:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 8002e1a:	42a3      	cmp	r3, r4
 8002e1c:	d815      	bhi.n	8002e4a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 8002e1e:	429c      	cmp	r4, r3
 8002e20:	d904      	bls.n	8002e2c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8002e22:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8002e24:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8002e26:	68ab      	ldr	r3, [r5, #8]
 8002e28:	42a3      	cmp	r3, r4
 8002e2a:	d3fa      	bcc.n	8002e22 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 8002e2c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8002e2e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8002e32:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8002e34:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8002e38:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 8002e3a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 8002e3c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 8002e3e:	1b1b      	subs	r3, r3, r4
 8002e40:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8002e42:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8002e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  currdelta = vtlp->lastdelta;
 8002e4a:	f8d9 5020 	ldr.w	r5, [r9, #32]
  if (delay < currdelta) {
 8002e4e:	42ae      	cmp	r6, r5
 8002e50:	bf38      	it	cc
 8002e52:	462e      	movcc	r6, r5
  stSetAlarm(time);
 8002e54:	eb08 0006 	add.w	r0, r8, r6
 8002e58:	f7fd fc52 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8002e5c:	f7fd fc38 	bl	80006d0 <stGetCounter>
 8002e60:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 8002e64:	4546      	cmp	r6, r8
 8002e66:	d914      	bls.n	8002e92 <vt_enqueue.constprop.0+0xa2>
  if (currdelta > vtlp->lastdelta) {
 8002e68:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8002e6c:	429d      	cmp	r5, r3
 8002e6e:	d803      	bhi.n	8002e78 <vt_enqueue.constprop.0+0x88>
  dlp = dlhp->next;
 8002e70:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 8002e74:	68ab      	ldr	r3, [r5, #8]
 8002e76:	e7d2      	b.n	8002e1e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002e78:	2001      	movs	r0, #1
    vtlp->lastdelta = currdelta;
 8002e7a:	f8c9 5020 	str.w	r5, [r9, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002e7e:	f7ff fed7 	bl	8002c30 <chRFCUCollectFaultsI>
 8002e82:	e7f5      	b.n	8002e70 <vt_enqueue.constprop.0+0x80>
      vt_insert_first(vtlp, vtp, now, delay);
 8002e84:	4632      	mov	r2, r6
 8002e86:	4601      	mov	r1, r0
 8002e88:	4638      	mov	r0, r7
}
 8002e8a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 8002e8e:	f7ff bf7f 	b.w	8002d90 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 8002e92:	3501      	adds	r5, #1
    now = newnow;
 8002e94:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 8002e96:	462e      	mov	r6, r5
  while (true) {
 8002e98:	e7dc      	b.n	8002e54 <vt_enqueue.constprop.0+0x64>
 8002e9a:	bf00      	nop
 8002e9c:	240011b0 	.word	0x240011b0

08002ea0 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8002ea0:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 8002ea2:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 8002ea4:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 8002ea6:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8002ea8:	f7ff bfa2 	b.w	8002df0 <vt_enqueue.constprop.0>
 8002eac:	0000      	movs	r0, r0
	...

08002eb0 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8002eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (bool)(dlhp->next == dlp);
 8002eb2:	4c24      	ldr	r4, [pc, #144]	; (8002f44 <chVTDoResetI+0x94>)
 8002eb4:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8002eb6:	4298      	cmp	r0, r3
 8002eb8:	d00d      	beq.n	8002ed6 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 8002eba:	6803      	ldr	r3, [r0, #0]
 8002ebc:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8002ec0:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8002ec2:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8002ec8:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 8002eca:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8002ecc:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8002ed0:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8002ed2:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(vtlp, now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8002ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  dlhp->next       = dlp->next;
 8002ed6:	6802      	ldr	r2, [r0, #0]
 8002ed8:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 8002eda:	2100      	movs	r1, #0
 8002edc:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8002ee0:	6053      	str	r3, [r2, #4]
 8002ee2:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8002ee4:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d023      	beq.n	8002f32 <chVTDoResetI+0x82>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8002eea:	6893      	ldr	r3, [r2, #8]
 8002eec:	6881      	ldr	r1, [r0, #8]
 8002eee:	440b      	add	r3, r1
 8002ef0:	6093      	str	r3, [r2, #8]
 8002ef2:	f7fd fbed 	bl	80006d0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8002ef6:	69e3      	ldr	r3, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8002ef8:	6922      	ldr	r2, [r4, #16]
 8002efa:	4605      	mov	r5, r0
 8002efc:	1ac1      	subs	r1, r0, r3
 8002efe:	6896      	ldr	r6, [r2, #8]
 8002f00:	428e      	cmp	r6, r1
 8002f02:	d9e7      	bls.n	8002ed4 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8002f04:	441e      	add	r6, r3
  currdelta = vtlp->lastdelta;
 8002f06:	6a27      	ldr	r7, [r4, #32]
  delta = vtlp->dlist.next->delta - nowdelta;
 8002f08:	1a36      	subs	r6, r6, r0
 8002f0a:	42be      	cmp	r6, r7
 8002f0c:	bf38      	it	cc
 8002f0e:	463e      	movcc	r6, r7
  stSetAlarm(time);
 8002f10:	19a8      	adds	r0, r5, r6
 8002f12:	f7fd fbf5 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8002f16:	f7fd fbdb 	bl	80006d0 <stGetCounter>
 8002f1a:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8002f1c:	42ae      	cmp	r6, r5
 8002f1e:	d90c      	bls.n	8002f3a <chVTDoResetI+0x8a>
  if (currdelta > vtlp->lastdelta) {
 8002f20:	6a23      	ldr	r3, [r4, #32]
 8002f22:	429f      	cmp	r7, r3
 8002f24:	d9d6      	bls.n	8002ed4 <chVTDoResetI+0x24>
    vtlp->lastdelta = currdelta;
 8002f26:	6227      	str	r7, [r4, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002f28:	2001      	movs	r0, #1
}
 8002f2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8002f2e:	f7ff be7f 	b.w	8002c30 <chRFCUCollectFaultsI>
}
 8002f32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  stStopAlarm();
 8002f36:	f7fd bbdb 	b.w	80006f0 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8002f3a:	3701      	adds	r7, #1
    now = newnow;
 8002f3c:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8002f3e:	463e      	mov	r6, r7
  while (true) {
 8002f40:	e7e6      	b.n	8002f10 <chVTDoResetI+0x60>
 8002f42:	bf00      	nop
 8002f44:	240011b0 	.word	0x240011b0
	...

08002f50 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8002f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f54:	4e3d      	ldr	r6, [pc, #244]	; (800304c <chVTDoTickI+0xfc>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8002f56:	2700      	movs	r7, #0
 8002f58:	f04f 0930 	mov.w	r9, #48	; 0x30
 8002f5c:	f106 0810 	add.w	r8, r6, #16
 8002f60:	e009      	b.n	8002f76 <chVTDoTickI+0x26>
 8002f62:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 8002f66:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	4798      	blx	r3
 8002f6e:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8002f72:	6963      	ldr	r3, [r4, #20]
 8002f74:	b9ab      	cbnz	r3, 8002fa2 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8002f76:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 8002f78:	f7fd fbaa 	bl	80006d0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8002f7c:	69f3      	ldr	r3, [r6, #28]
 8002f7e:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 8002f80:	68a2      	ldr	r2, [r4, #8]
 8002f82:	1ac1      	subs	r1, r0, r3
 8002f84:	428a      	cmp	r2, r1
 8002f86:	d82c      	bhi.n	8002fe2 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 8002f88:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 8002f8a:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 8002f8e:	61f5      	str	r5, [r6, #28]
 8002f90:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 8002f92:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 8002f94:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8002f96:	6933      	ldr	r3, [r6, #16]
 8002f98:	4543      	cmp	r3, r8
 8002f9a:	d1e2      	bne.n	8002f62 <chVTDoTickI+0x12>
  stStopAlarm();
 8002f9c:	f7fd fba8 	bl	80006f0 <stStopAlarm>
}
 8002fa0:	e7df      	b.n	8002f62 <chVTDoTickI+0x12>
  return stGetCounter();
 8002fa2:	f7fd fb95 	bl	80006d0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8002fa6:	6962      	ldr	r2, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 8002fa8:	eba0 0b05 	sub.w	fp, r0, r5
 8002fac:	4682      	mov	sl, r0
 8002fae:	455a      	cmp	r2, fp
 8002fb0:	d330      	bcc.n	8003014 <chVTDoTickI+0xc4>
  return (bool)(dlhp == dlhp->next);
 8002fb2:	6933      	ldr	r3, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8002fb4:	4543      	cmp	r3, r8
 8002fb6:	d03f      	beq.n	8003038 <chVTDoTickI+0xe8>
  while (likely(dlp->delta < delta)) {
 8002fb8:	6899      	ldr	r1, [r3, #8]
 8002fba:	428a      	cmp	r2, r1
 8002fbc:	d904      	bls.n	8002fc8 <chVTDoTickI+0x78>
    dlp = dlp->next;
 8002fbe:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
 8002fc0:	1a52      	subs	r2, r2, r1
  while (likely(dlp->delta < delta)) {
 8002fc2:	6899      	ldr	r1, [r3, #8]
 8002fc4:	4291      	cmp	r1, r2
 8002fc6:	d3fa      	bcc.n	8002fbe <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8002fc8:	6859      	ldr	r1, [r3, #4]
  dlp->delta      = delta;
 8002fca:	60a2      	str	r2, [r4, #8]
  dlp->prev       = dlp->next->prev;
 8002fcc:	e9c4 3100 	strd	r3, r1, [r4]
  dlp->prev->next = dlp;
 8002fd0:	600c      	str	r4, [r1, #0]
  dlp->delta -= delta;
 8002fd2:	6899      	ldr	r1, [r3, #8]
  dlhp->prev      = dlp;
 8002fd4:	605c      	str	r4, [r3, #4]
  dlp->delta -= delta;
 8002fd6:	1a89      	subs	r1, r1, r2
  dlhp->delta = (sysinterval_t)-1;
 8002fd8:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta -= delta;
 8002fdc:	6099      	str	r1, [r3, #8]
  dlhp->delta = (sysinterval_t)-1;
 8002fde:	61b2      	str	r2, [r6, #24]
}
 8002fe0:	e7c9      	b.n	8002f76 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8002fe2:	6931      	ldr	r1, [r6, #16]
 8002fe4:	4541      	cmp	r1, r8
 8002fe6:	d013      	beq.n	8003010 <chVTDoTickI+0xc0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8002fe8:	4413      	add	r3, r2
  currdelta = vtlp->lastdelta;
 8002fea:	6a37      	ldr	r7, [r6, #32]
  vtlp->lasttime += nowdelta;
 8002fec:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 8002fee:	1a1b      	subs	r3, r3, r0
 8002ff0:	42bb      	cmp	r3, r7
 8002ff2:	60a3      	str	r3, [r4, #8]
  if (delay < currdelta) {
 8002ff4:	bf38      	it	cc
 8002ff6:	463b      	movcc	r3, r7
 8002ff8:	461c      	mov	r4, r3
  stSetAlarm(time);
 8002ffa:	1928      	adds	r0, r5, r4
 8002ffc:	f7fd fb80 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8003000:	f7fd fb66 	bl	80006d0 <stGetCounter>
 8003004:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8003006:	42ac      	cmp	r4, r5
 8003008:	d912      	bls.n	8003030 <chVTDoTickI+0xe0>
  if (currdelta > vtlp->lastdelta) {
 800300a:	6a33      	ldr	r3, [r6, #32]
 800300c:	429f      	cmp	r7, r3
 800300e:	d809      	bhi.n	8003024 <chVTDoTickI+0xd4>

  /* Update alarm time to next timer.*/
  vt_set_alarm(vtlp, now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8003010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8003014:	2002      	movs	r0, #2
 8003016:	f7ff fe0b 	bl	8002c30 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 800301a:	6933      	ldr	r3, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800301c:	4543      	cmp	r3, r8
 800301e:	d013      	beq.n	8003048 <chVTDoTickI+0xf8>
 8003020:	465a      	mov	r2, fp
 8003022:	e7c9      	b.n	8002fb8 <chVTDoTickI+0x68>
    vtlp->lastdelta = currdelta;
 8003024:	6237      	str	r7, [r6, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003026:	2001      	movs	r0, #1
}
 8003028:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800302c:	f7ff be00 	b.w	8002c30 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8003030:	3701      	adds	r7, #1
    now = newnow;
 8003032:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8003034:	463c      	mov	r4, r7
  while (true) {
 8003036:	e7e0      	b.n	8002ffa <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8003038:	442a      	add	r2, r5
 800303a:	1a12      	subs	r2, r2, r0
        vt_insert_first(vtlp, vtp, now, delay);
 800303c:	4651      	mov	r1, sl
 800303e:	4620      	mov	r0, r4
}
 8003040:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8003044:	f7ff bea4 	b.w	8002d90 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8003048:	2200      	movs	r2, #0
 800304a:	e7f7      	b.n	800303c <chVTDoTickI+0xec>
 800304c:	240011b0 	.word	0x240011b0

08003050 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8003050:	b510      	push	{r4, lr}
 8003052:	2330      	movs	r3, #48	; 0x30
 8003054:	460c      	mov	r4, r1
 8003056:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 800305a:	7f0b      	ldrb	r3, [r1, #28]
 800305c:	2b0c      	cmp	r3, #12
 800305e:	d810      	bhi.n	8003082 <__sch_wakeup+0x32>
 8003060:	e8df f003 	tbb	[pc, r3]
 8003064:	260f0f2a 	.word	0x260f0f2a
 8003068:	0b0f070b 	.word	0x0b0f070b
 800306c:	0f0f0f0f 	.word	0x0f0f0f0f
 8003070:	0b          	.byte	0x0b
 8003071:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8003072:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8003074:	6893      	ldr	r3, [r2, #8]
 8003076:	3301      	adds	r3, #1
 8003078:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 800307a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800307e:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003080:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8003082:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 8003086:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 8003088:	6361      	str	r1, [r4, #52]	; 0x34
  __trace_ready(tp, tp->u.rdymsg);
 800308a:	f7ff fe11 	bl	8002cb0 <__trace_ready>
  tp->state = CH_STATE_READY;
 800308e:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8003090:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio >= p->prio));
 8003092:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003094:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 8003096:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	428a      	cmp	r2, r1
 800309c:	d2fb      	bcs.n	8003096 <__sch_wakeup+0x46>
  p->prev       = pqp->prev;
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	2100      	movs	r1, #0
  p->next       = pqp;
 80030a2:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80030a4:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80030a6:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80030a8:	605c      	str	r4, [r3, #4]
 80030aa:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 80030ae:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 80030b0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]
    break;
 80030b6:	e7e4      	b.n	8003082 <__sch_wakeup+0x32>
 80030b8:	2300      	movs	r3, #0
 80030ba:	f383 8811 	msr	BASEPRI, r3
}
 80030be:	bd10      	pop	{r4, pc}

080030c0 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80030c0:	b510      	push	{r4, lr}
 80030c2:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 80030c4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80030c6:	f7ff fdf3 	bl	8002cb0 <__trace_ready>
  tp->state = CH_STATE_READY;
 80030ca:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80030cc:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio >= p->prio));
 80030ce:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80030d0:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80030d2:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	428a      	cmp	r2, r1
 80030d8:	d2fb      	bcs.n	80030d2 <chSchReadyI+0x12>
  p->prev       = pqp->prev;
 80030da:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 80030dc:	4620      	mov	r0, r4
  p->next       = pqp;
 80030de:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80030e0:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80030e2:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80030e4:	605c      	str	r4, [r3, #4]
 80030e6:	bd10      	pop	{r4, pc}
	...

080030f0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80030f0:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <chSchGoSleepS+0x2c>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 80030f4:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 80030f6:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 80030f8:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 80030fa:	7728      	strb	r0, [r5, #28]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80030fc:	4620      	mov	r0, r4
  pqp->next       = p->next;
 80030fe:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8003100:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003102:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003104:	7721      	strb	r1, [r4, #28]
  chSysSwitch(ntp, otp);
 8003106:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 8003108:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 800310a:	f7ff fde9 	bl	8002ce0 <__trace_switch>
 800310e:	4629      	mov	r1, r5
 8003110:	4620      	mov	r0, r4
}
 8003112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003116:	f7fd b953 	b.w	80003c0 <__port_switch>
 800311a:	bf00      	nop
 800311c:	240011b0 	.word	0x240011b0

08003120 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003120:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8003122:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8003124:	4c1a      	ldr	r4, [pc, #104]	; (8003190 <chSchGoSleepTimeoutS+0x70>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8003126:	b087      	sub	sp, #28
 8003128:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 800312a:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 800312c:	d01d      	beq.n	800316a <chSchGoSleepTimeoutS+0x4a>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 800312e:	4633      	mov	r3, r6
 8003130:	4a18      	ldr	r2, [pc, #96]	; (8003194 <chSchGoSleepTimeoutS+0x74>)
 8003132:	4668      	mov	r0, sp
 8003134:	f7ff feb4 	bl	8002ea0 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 8003138:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 800313a:	2201      	movs	r2, #1
  otp->state = newstate;
 800313c:	773d      	strb	r5, [r7, #28]
  chSysSwitch(ntp, otp);
 800313e:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 8003140:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 8003142:	682b      	ldr	r3, [r5, #0]
 8003144:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 8003146:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003148:	772a      	strb	r2, [r5, #28]
  pqp->next       = p->next;
 800314a:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 800314c:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 800314e:	f7ff fdc7 	bl	8002ce0 <__trace_switch>
 8003152:	4639      	mov	r1, r7
 8003154:	4628      	mov	r0, r5
 8003156:	f7fd f933 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 800315a:	9b00      	ldr	r3, [sp, #0]
 800315c:	b113      	cbz	r3, 8003164 <chSchGoSleepTimeoutS+0x44>
      chVTDoResetI(&vt);
 800315e:	4668      	mov	r0, sp
 8003160:	f7ff fea6 	bl	8002eb0 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8003164:	6b70      	ldr	r0, [r6, #52]	; 0x34
 8003166:	b007      	add	sp, #28
 8003168:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 800316a:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 800316c:	2201      	movs	r2, #1
  otp->state = newstate;
 800316e:	7730      	strb	r0, [r6, #28]
  chSysSwitch(ntp, otp);
 8003170:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 8003176:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 8003178:	773a      	strb	r2, [r7, #28]
  pqp->next       = p->next;
 800317a:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 800317c:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 800317e:	f7ff fdaf 	bl	8002ce0 <__trace_switch>
 8003182:	4638      	mov	r0, r7
 8003184:	4631      	mov	r1, r6
 8003186:	f7fd f91b 	bl	80003c0 <__port_switch>
}
 800318a:	6b70      	ldr	r0, [r6, #52]	; 0x34
 800318c:	b007      	add	sp, #28
 800318e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003190:	240011b0 	.word	0x240011b0
 8003194:	08003051 	.word	0x08003051
	...

080031a0 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 80031a0:	b570      	push	{r4, r5, r6, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80031a2:	4e1b      	ldr	r6, [pc, #108]	; (8003210 <chSchWakeupS+0x70>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 80031a4:	4605      	mov	r5, r0
     one then it is just inserted in the ready list else it is made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 80031a6:	6882      	ldr	r2, [r0, #8]
  thread_t *otp = __instance_get_currthread(oip);
 80031a8:	68f4      	ldr	r4, [r6, #12]
  ntp->u.rdymsg = msg;
 80031aa:	6341      	str	r1, [r0, #52]	; 0x34
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 80031ac:	68a3      	ldr	r3, [r4, #8]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d91d      	bls.n	80031ee <chSchWakeupS+0x4e>
  __trace_ready(tp, tp->u.rdymsg);
 80031b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031b4:	4620      	mov	r0, r4
 80031b6:	f7ff fd7b 	bl	8002cb0 <__trace_ready>
  tp->state = CH_STATE_READY;
 80031ba:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80031bc:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio > p->prio));
 80031be:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80031c0:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80031c2:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	428a      	cmp	r2, r1
 80031c8:	d8fb      	bhi.n	80031c2 <chSchWakeupS+0x22>
  p->prev       = pqp->prev;
 80031ca:	685a      	ldr	r2, [r3, #4]
    /* The extracted thread is marked as current.*/
    ntp->state = CH_STATE_CURRENT;
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
 80031cc:	4621      	mov	r1, r4
 80031ce:	4628      	mov	r0, r5
 80031d0:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 80031d4:	6014      	str	r4, [r2, #0]
    ntp->state = CH_STATE_CURRENT;
 80031d6:	2201      	movs	r2, #1
  pqp->prev     = p;
 80031d8:	605c      	str	r4, [r3, #4]
 80031da:	772a      	strb	r2, [r5, #28]
    __instance_set_currthread(oip, ntp);
 80031dc:	60f5      	str	r5, [r6, #12]
    chSysSwitch(ntp, otp);
 80031de:	f7ff fd7f 	bl	8002ce0 <__trace_switch>
 80031e2:	4621      	mov	r1, r4
 80031e4:	4628      	mov	r0, r5
  }
}
 80031e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chSysSwitch(ntp, otp);
 80031ea:	f7fd b8e9 	b.w	80003c0 <__port_switch>
  __trace_ready(tp, tp->u.rdymsg);
 80031ee:	f7ff fd5f 	bl	8002cb0 <__trace_ready>
  tp->state = CH_STATE_READY;
 80031f2:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80031f4:	692b      	ldr	r3, [r5, #16]
  } while (unlikely(pqp->prio >= p->prio));
 80031f6:	68a9      	ldr	r1, [r5, #8]
  tp->state = CH_STATE_READY;
 80031f8:	772a      	strb	r2, [r5, #28]
    ch_priority_queue_t *next = pqp->next;
 80031fa:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	428a      	cmp	r2, r1
 8003200:	d2fb      	bcs.n	80031fa <chSchWakeupS+0x5a>
  p->prev       = pqp->prev;
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	e9c5 3200 	strd	r3, r2, [r5]
  p->prev->next = p;
 8003208:	6015      	str	r5, [r2, #0]
  pqp->prev     = p;
 800320a:	605d      	str	r5, [r3, #4]
}
 800320c:	bd70      	pop	{r4, r5, r6, pc}
 800320e:	bf00      	nop
 8003210:	240011b0 	.word	0x240011b0
	...

08003220 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003220:	4b04      	ldr	r3, [pc, #16]	; (8003234 <chSchIsPreemptionRequired+0x14>)
 8003222:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003224:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8003226:	6890      	ldr	r0, [r2, #8]
 8003228:	689b      	ldr	r3, [r3, #8]
#endif
}
 800322a:	4298      	cmp	r0, r3
 800322c:	bf94      	ite	ls
 800322e:	2000      	movls	r0, #0
 8003230:	2001      	movhi	r0, #1
 8003232:	4770      	bx	lr
 8003234:	240011b0 	.word	0x240011b0
	...

08003240 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8003240:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <chSchDoPreemption+0x4c>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8003244:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8003246:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8003248:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 800324a:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 800324c:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 800324e:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8003250:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8003252:	7729      	strb	r1, [r5, #28]
  __trace_ready(tp, tp->u.rdymsg);
 8003254:	6b61      	ldr	r1, [r4, #52]	; 0x34
  __instance_set_currthread(oip, ntp);
 8003256:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 8003258:	f7ff fd2a 	bl	8002cb0 <__trace_ready>
  tp->state = CH_STATE_READY;
 800325c:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 800325e:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio > p->prio));
 8003260:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8003262:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 8003264:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	428a      	cmp	r2, r1
 800326a:	d8fb      	bhi.n	8003264 <chSchDoPreemption+0x24>
  p->prev       = pqp->prev;
 800326c:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800326e:	4621      	mov	r1, r4
  p->next       = pqp;
 8003270:	6023      	str	r3, [r4, #0]
 8003272:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8003274:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8003276:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8003278:	605c      	str	r4, [r3, #4]
 800327a:	f7ff fd31 	bl	8002ce0 <__trace_switch>
 800327e:	4621      	mov	r1, r4
 8003280:	4628      	mov	r0, r5
}
 8003282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8003286:	f7fd b89b 	b.w	80003c0 <__port_switch>
 800328a:	bf00      	nop
 800328c:	240011b0 	.word	0x240011b0

08003290 <chSchRescheduleS>:
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8003290:	4b04      	ldr	r3, [pc, #16]	; (80032a4 <chSchRescheduleS+0x14>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	6892      	ldr	r2, [r2, #8]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	429a      	cmp	r2, r3
 800329c:	d901      	bls.n	80032a2 <chSchRescheduleS+0x12>
    __sch_reschedule_ahead();
 800329e:	f7ff bfcf 	b.w	8003240 <chSchDoPreemption>
}
 80032a2:	4770      	bx	lr
 80032a4:	240011b0 	.word	0x240011b0
	...

080032b0 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 80032b0:	e7fe      	b.n	80032b0 <__idle_thread>
 80032b2:	bf00      	nop
	...

080032c0 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to an @p os_instance_config_t object
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 80032c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 80032c2:	4b2a      	ldr	r3, [pc, #168]	; (800336c <chInstanceObjectInit+0xac>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 80032c4:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 80032c6:	4604      	mov	r4, r0
 80032c8:	b089      	sub	sp, #36	; 0x24
  oip->core_id = core_id;
 80032ca:	6385      	str	r5, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 80032cc:	460e      	mov	r6, r1

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80032ce:	6401      	str	r1, [r0, #64]	; 0x40
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 80032d0:	f100 0730 	add.w	r7, r0, #48	; 0x30
  ch_system.instances[core_id] = oip;
 80032d4:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 80032d6:	f000 fbc3 	bl	8003a60 <port_init>
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 80032da:	f104 0310 	add.w	r3, r4, #16
  pqp->prio = (tprio_t)0;
 80032de:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 80032e0:	63e5      	str	r5, [r4, #60]	; 0x3c

  ch_dlist_init(&vtlp->dlist);
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80032e2:	61e5      	str	r5, [r4, #28]
  dlhp->prev  = dlhp;
 80032e4:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
 80032ec:	61a3      	str	r3, [r4, #24]
  vtlp->lastdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80032ee:	2302      	movs	r3, #2
  qp->prev = qp;
 80032f0:	e9c4 770c 	strd	r7, r7, [r4, #48]	; 0x30
 80032f4:	6223      	str	r3, [r4, #32]
  pqp->prev = pqp;
 80032f6:	e9c4 4400 	strd	r4, r4, [r4]
 80032fa:	f7fd f9e9 	bl	80006d0 <stGetCounter>
 80032fe:	4601      	mov	r1, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8003300:	462b      	mov	r3, r5
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8003302:	f104 00e8 	add.w	r0, r4, #232	; 0xe8
 8003306:	460a      	mov	r2, r1
 8003308:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 800330c:	f8c4 50e4 	str.w	r5, [r4, #228]	; 0xe4
 8003310:	f7ff fcb6 	bl	8002c80 <__trace_object_init>

  /* Now this instruction flow becomes the main thread or the idle thread
     depending on the CH_CFG_NO_IDLE_THREAD setting.*/
  {
#if CH_CFG_NO_IDLE_THREAD == FALSE
    const THD_DECL(main_thd_desc,
 8003314:	6873      	ldr	r3, [r6, #4]
                   "main", oicp->cstack_base, oicp->cstack_end,
                   NORMALPRIO, NULL, NULL, oip
    );

    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 8003316:	a901      	add	r1, sp, #4
 8003318:	f104 0094 	add.w	r0, r4, #148	; 0x94
    const THD_DECL(main_thd_desc,
 800331c:	9302      	str	r3, [sp, #8]
 800331e:	68b3      	ldr	r3, [r6, #8]
 8003320:	9407      	str	r4, [sp, #28]
 8003322:	9303      	str	r3, [sp, #12]
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <chInstanceObjectInit+0xb0>)
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	e9cd 5505 	strd	r5, r5, [sp, #20]
 800332e:	9304      	str	r3, [sp, #16]
    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 8003330:	f000 f826 	bl	8003380 <chThdObjectInit>
  p->prev       = qp->prev;
 8003334:	6b62      	ldr	r2, [r4, #52]	; 0x34
    oip->rlist.current = chThdObjectInit(&oip->idlethread, &idle_thd_desc);
#endif
  }

#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(oip, oip->rlist.current);
 8003336:	f100 0324 	add.w	r3, r0, #36	; 0x24
    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 800333a:	60e0      	str	r0, [r4, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 800333c:	a901      	add	r1, sp, #4
  p->next       = qp;
 800333e:	6247      	str	r7, [r0, #36]	; 0x24
  p->prev       = qp->prev;
 8003340:	6282      	str	r2, [r0, #40]	; 0x28
  p->prev->next = p;
 8003342:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 8003344:	6363      	str	r3, [r4, #52]	; 0x34
  oip->rlist.current->state = CH_STATE_CURRENT;
 8003346:	2301      	movs	r3, #1
 8003348:	7703      	strb	r3, [r0, #28]
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 800334a:	f104 0044 	add.w	r0, r4, #68	; 0x44
    const THD_DECL(idle_thd_desc,
 800334e:	9304      	str	r3, [sp, #16]
 8003350:	4b08      	ldr	r3, [pc, #32]	; (8003374 <chInstanceObjectInit+0xb4>)
 8003352:	9407      	str	r4, [sp, #28]
 8003354:	9305      	str	r3, [sp, #20]
 8003356:	4c08      	ldr	r4, [pc, #32]	; (8003378 <chInstanceObjectInit+0xb8>)
 8003358:	9506      	str	r5, [sp, #24]
 800335a:	e9d6 2303 	ldrd	r2, r3, [r6, #12]
 800335e:	e9cd 4201 	strd	r4, r2, [sp, #4]
 8003362:	9303      	str	r3, [sp, #12]
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 8003364:	f000 f86c 	bl	8003440 <chThdSpawnRunningI>
  }
#endif /* CH_CFG_NO_IDLE_THREAD == FALSE */
}
 8003368:	b009      	add	sp, #36	; 0x24
 800336a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800336c:	24001ba0 	.word	0x24001ba0
 8003370:	08004898 	.word	0x08004898
 8003374:	080032b1 	.word	0x080032b1
 8003378:	080048a0 	.word	0x080048a0
 800337c:	00000000 	.word	0x00000000

08003380 <chThdObjectInit>:
  tp->wabase = (void *)tdp->wbase;
  tp->waend  = (void *)tdp->wend;

  /* Thread-related fields.*/
  tp->hdr.pqueue.prio   = tdp->prio;
  tp->state             = CH_STATE_WTSTART;
 8003380:	2302      	movs	r3, #2
                          const thread_descriptor_t *tdp) {
 8003382:	b410      	push	{r4}
  tp->waend  = (void *)tdp->wend;
 8003384:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8003388:	e9c0 4205 	strd	r4, r2, [r0, #20]
  tp->hdr.pqueue.prio   = tdp->prio;
 800338c:	68cc      	ldr	r4, [r1, #12]
  tp->state             = CH_STATE_WTSTART;
 800338e:	8383      	strh	r3, [r0, #28]
  tp->flags             = (tmode_t)0;
  if (tdp->owner != NULL) {
 8003390:	698a      	ldr	r2, [r1, #24]
  tp->hdr.pqueue.prio   = tdp->prio;
 8003392:	6084      	str	r4, [r0, #8]
  if (tdp->owner != NULL) {
 8003394:	b19a      	cbz	r2, 80033be <chThdObjectInit+0x3e>
  }
  else {
    tp->owner           = currcore;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->dispose           = NULL;
 8003396:	2300      	movs	r3, #0
  ch_list_init(&tp->waiting);
#endif

  /* Mutex-related fields.*/
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = tdp->prio;
 8003398:	64c4      	str	r4, [r0, #76]	; 0x4c
  tp->time              = (systime_t)0;
#endif

  /* Registry-related fields.*/
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 800339a:	2401      	movs	r4, #1
 800339c:	6102      	str	r2, [r0, #16]
  tp->name              = tdp->name;
#endif

  /* Messages-related fields.*/
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 800339e:	f100 023c 	add.w	r2, r0, #60	; 0x3c
  tp->refs              = (trefs_t)1;
 80033a2:	7784      	strb	r4, [r0, #30]
  tp->name              = tdp->name;
 80033a4:	6809      	ldr	r1, [r1, #0]

  /* Custom thread initialization code.*/
  CH_CFG_THREAD_INIT_HOOK(tp);

  return tp;
}
 80033a6:	bc10      	pop	{r4}
  qp->next = qp;
 80033a8:	63c2      	str	r2, [r0, #60]	; 0x3c
  tp->name              = tdp->name;
 80033aa:	6201      	str	r1, [r0, #32]
  qp->prev = qp;
 80033ac:	6402      	str	r2, [r0, #64]	; 0x40
  tp->object            = NULL;
 80033ae:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  tp->epending          = (eventmask_t)0;
 80033b2:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
  ch_list_init(&tp->waiting);
 80033b6:	f100 0338 	add.w	r3, r0, #56	; 0x38
  lp->next = lp;
 80033ba:	6383      	str	r3, [r0, #56]	; 0x38
}
 80033bc:	4770      	bx	lr
    tp->owner           = currcore;
 80033be:	4a01      	ldr	r2, [pc, #4]	; (80033c4 <chThdObjectInit+0x44>)
 80033c0:	e7e9      	b.n	8003396 <chThdObjectInit+0x16>
 80033c2:	bf00      	nop
 80033c4:	240011b0 	.word	0x240011b0
	...

080033d0 <chThdSpawnSuspendedI>:
  tp->state             = CH_STATE_WTSTART;
 80033d0:	2302      	movs	r3, #2
 * @return              Reference to the @p thread_t object.
 *
 * @api
 */
thread_t *chThdSpawnSuspendedI(thread_t *tp,
                               const thread_descriptor_t *tdp) {
 80033d2:	b4f0      	push	{r4, r5, r6, r7}
  tp->waend  = (void *)tdp->wend;
 80033d4:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80033d8:	e9c0 4205 	strd	r4, r2, [r0, #20]
  tp->hdr.pqueue.prio   = tdp->prio;
 80033dc:	68cc      	ldr	r4, [r1, #12]
  tp->state             = CH_STATE_WTSTART;
 80033de:	8383      	strh	r3, [r0, #28]
  if (tdp->owner != NULL) {
 80033e0:	698b      	ldr	r3, [r1, #24]
  tp->hdr.pqueue.prio   = tdp->prio;
 80033e2:	6084      	str	r4, [r0, #8]
  if (tdp->owner != NULL) {
 80033e4:	b333      	cbz	r3, 8003434 <chThdSpawnSuspendedI+0x64>
  tp->realprio          = tdp->prio;
 80033e6:	64c4      	str	r4, [r0, #76]	; 0x4c
  tp->refs              = (trefs_t)1;
 80033e8:	2401      	movs	r4, #1
  ch_list_init(&tp->waiting);
 80033ea:	f100 0738 	add.w	r7, r0, #56	; 0x38
 80033ee:	6103      	str	r3, [r0, #16]
  tp->refs              = (trefs_t)1;
 80033f0:	7784      	strb	r4, [r0, #30]
  tp->name              = tdp->name;
 80033f2:	680c      	ldr	r4, [r1, #0]
 80033f4:	6204      	str	r4, [r0, #32]
  ch_queue_init(&tp->msgqueue);
 80033f6:	f100 043c 	add.w	r4, r0, #60	; 0x3c

  /* Thread object initialization.*/
  tp = chThdObjectInit(tp, tdp);

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80033fa:	e9d1 6504 	ldrd	r6, r5, [r1, #16]
  qp->next = qp;
 80033fe:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
  tp->dispose           = NULL;
 8003402:	2100      	movs	r1, #0
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 8003404:	f1a2 0424 	sub.w	r4, r2, #36	; 0x24
  tp->object            = NULL;
 8003408:	e9c0 110b 	strd	r1, r1, [r0, #44]	; 0x2c
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 800340c:	60c4      	str	r4, [r0, #12]
  p->prev       = qp->prev;
 800340e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  lp->next = lp;
 8003410:	6387      	str	r7, [r0, #56]	; 0x38
  tp->epending          = (eventmask_t)0;
 8003412:	e9c0 1111 	strd	r1, r1, [r0, #68]	; 0x44
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 8003416:	e942 6509 	strd	r6, r5, [r2, #-36]	; 0x24
 800341a:	4d07      	ldr	r5, [pc, #28]	; (8003438 <chThdSpawnSuspendedI+0x68>)

  /* Registry-related fields.*/
#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(tp->owner, tp);
 800341c:	f100 0124 	add.w	r1, r0, #36	; 0x24
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 8003420:	f842 5c04 	str.w	r5, [r2, #-4]
  REG_INSERT(tp->owner, tp);
 8003424:	f103 0230 	add.w	r2, r3, #48	; 0x30
  p->next       = qp;
 8003428:	e9c0 2409 	strd	r2, r4, [r0, #36]	; 0x24
  p->prev->next = p;
 800342c:	6021      	str	r1, [r4, #0]
  qp->prev      = p;
 800342e:	6359      	str	r1, [r3, #52]	; 0x34
#endif

  return tp;
}
 8003430:	bcf0      	pop	{r4, r5, r6, r7}
 8003432:	4770      	bx	lr
    tp->owner           = currcore;
 8003434:	4b01      	ldr	r3, [pc, #4]	; (800343c <chThdSpawnSuspendedI+0x6c>)
 8003436:	e7d6      	b.n	80033e6 <chThdSpawnSuspendedI+0x16>
 8003438:	080003d1 	.word	0x080003d1
 800343c:	240011b0 	.word	0x240011b0

08003440 <chThdSpawnRunningI>:
 * @param[in] tdp       pointer to a @p thread_descriptor_t object
 * @return              Reference to the @p thread_t object.
 *
 * @iclass
 */
thread_t *chThdSpawnRunningI(thread_t *tp, const thread_descriptor_t *tdp) {
 8003440:	b508      	push	{r3, lr}

  return chSchReadyI(chThdSpawnSuspendedI(tp, tdp));
 8003442:	f7ff ffc5 	bl	80033d0 <chThdSpawnSuspendedI>
}
 8003446:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdSpawnSuspendedI(tp, tdp));
 800344a:	f7ff be39 	b.w	80030c0 <chSchReadyI>
 800344e:	bf00      	nop

08003450 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(stkline_t *wbase, size_t wsize,
                            tprio_t prio, tfunc_t func, void *arg) {
 8003450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  chDbgAssert(chRegFindThreadByWorkingArea(wbase) == NULL,
              "working area in use");
#endif

  /* Working area end address.*/
  wend = (uint8_t *)wbase + wsize;
 8003452:	1844      	adds	r4, r0, r1
  tp->state             = CH_STATE_WTSTART;
 8003454:	2102      	movs	r1, #2
                            tprio_t prio, tfunc_t func, void *arg) {
 8003456:	9d06      	ldr	r5, [sp, #24]
  tp->state             = CH_STATE_WTSTART;
 8003458:	f804 1c44 	strb.w	r1, [r4, #-68]
  ch_list_init(&tp->waiting);
 800345c:	f1a4 0128 	sub.w	r1, r4, #40	; 0x28
  tp->wabase = (void *)tdp->wbase;
 8003460:	f844 0c4c 	str.w	r0, [r4, #-76]
  /* Stack area addresses.
     The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure must be aligned to the required
     stack alignment because it represents the stack top.*/
  stkbase = (uint8_t *)wbase;
  stktop  = wend - MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN);
 8003464:	f1a4 0660 	sub.w	r6, r4, #96	; 0x60
  /* Initializing the thread_t structure using the passed parameters.*/
  THD_DESC_DECL(desc, "noname", wbase, wend, prio, func, arg, currcore, NULL);
  tp = chThdObjectInit(threadref(stktop), &desc);

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 8003468:	481f      	ldr	r0, [pc, #124]	; (80034e8 <chThdCreateStatic+0x98>)
 800346a:	f844 3c84 	str.w	r3, [r4, #-132]
  lp->next = lp;
 800346e:	f844 1c28 	str.w	r1, [r4, #-40]
  tp->refs              = (trefs_t)1;
 8003472:	2101      	movs	r1, #1
    tp->owner           = tdp->owner;
 8003474:	4b1d      	ldr	r3, [pc, #116]	; (80034ec <chThdCreateStatic+0x9c>)
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 8003476:	f844 5c80 	str.w	r5, [r4, #-128]
  tp->flags             = (tmode_t)0;
 800347a:	2500      	movs	r5, #0
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 800347c:	f844 0c64 	str.w	r0, [r4, #-100]
 8003480:	f1a4 0084 	sub.w	r0, r4, #132	; 0x84
    tp->owner           = tdp->owner;
 8003484:	f844 3c50 	str.w	r3, [r4, #-80]
  ch_queue_init(&tp->msgqueue);
 8003488:	f1a4 0324 	sub.w	r3, r4, #36	; 0x24
  tp->refs              = (trefs_t)1;
 800348c:	f804 1c42 	strb.w	r1, [r4, #-66]
  tp->name              = tdp->name;
 8003490:	4917      	ldr	r1, [pc, #92]	; (80034f0 <chThdCreateStatic+0xa0>)
  tp->waend  = (void *)tdp->wend;
 8003492:	f844 4c48 	str.w	r4, [r4, #-72]
  tp->hdr.pqueue.prio   = tdp->prio;
 8003496:	f844 2c58 	str.w	r2, [r4, #-88]
  tp->flags             = (tmode_t)0;
 800349a:	f804 5c43 	strb.w	r5, [r4, #-67]
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 800349e:	f844 0c54 	str.w	r0, [r4, #-84]
  tp->epending          = (eventmask_t)0;
 80034a2:	f844 5c1c 	str.w	r5, [r4, #-28]
  tp->name              = tdp->name;
 80034a6:	f844 1c40 	str.w	r1, [r4, #-64]
  qp->prev = qp;
 80034aa:	e944 3309 	strd	r3, r3, [r4, #-36]	; 0x24
  tp->object            = NULL;
 80034ae:	e944 550d 	strd	r5, r5, [r4, #-52]	; 0x34
  tp->mtxlist           = NULL;
 80034b2:	e944 5206 	strd	r5, r2, [r4, #-24]
 80034b6:	2330      	movs	r3, #48	; 0x30
 80034b8:	f383 8811 	msr	BASEPRI, r3

  chSysLock();

#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(tp->owner, tp);
 80034bc:	f854 3c50 	ldr.w	r3, [r4, #-80]
 80034c0:	f1a4 023c 	sub.w	r2, r4, #60	; 0x3c
#endif

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 80034c4:	4629      	mov	r1, r5
 80034c6:	4630      	mov	r0, r6
  p->prev       = qp->prev;
 80034c8:	6b5f      	ldr	r7, [r3, #52]	; 0x34
  REG_INSERT(tp->owner, tp);
 80034ca:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 80034ce:	f844 7c38 	str.w	r7, [r4, #-56]
  p->next       = qp;
 80034d2:	f844 cc3c 	str.w	ip, [r4, #-60]
  p->prev->next = p;
 80034d6:	603a      	str	r2, [r7, #0]
  qp->prev      = p;
 80034d8:	635a      	str	r2, [r3, #52]	; 0x34
  chSchWakeupS(tp, MSG_OK);
 80034da:	f7ff fe61 	bl	80031a0 <chSchWakeupS>
 80034de:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 80034e2:	4630      	mov	r0, r6
 80034e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e6:	bf00      	nop
 80034e8:	080003d1 	.word	0x080003d1
 80034ec:	240011b0 	.word	0x240011b0
 80034f0:	080048a8 	.word	0x080048a8
	...

08003500 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	2330      	movs	r3, #48	; 0x30
 8003504:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8003508:	4b10      	ldr	r3, [pc, #64]	; (800354c <chThdExit+0x4c>)
 800350a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 800350c:	f104 0538 	add.w	r5, r4, #56	; 0x38
  return (bool)(lp->next != lp);
 8003510:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  currtp->u.exitcode = msg;
 8003512:	6360      	str	r0, [r4, #52]	; 0x34
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003514:	429d      	cmp	r5, r3
 8003516:	d106      	bne.n	8003526 <chThdExit+0x26>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003518:	7fa3      	ldrb	r3, [r4, #30]
 800351a:	b17b      	cbz	r3, 800353c <chThdExit+0x3c>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 800351c:	200f      	movs	r0, #15
}
 800351e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8003522:	f7ff bde5 	b.w	80030f0 <chSchGoSleepS>
  lp->next = p->next;
 8003526:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8003528:	4618      	mov	r0, r3
 800352a:	63a2      	str	r2, [r4, #56]	; 0x38
 800352c:	f7ff fdc8 	bl	80030c0 <chSchReadyI>
  return (bool)(lp->next != lp);
 8003530:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8003532:	42ab      	cmp	r3, r5
 8003534:	d1f7      	bne.n	8003526 <chThdExit+0x26>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8003536:	7fa3      	ldrb	r3, [r4, #30]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1ef      	bne.n	800351c <chThdExit+0x1c>
    if (currtp->dispose == NULL) {
 800353c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1ec      	bne.n	800351c <chThdExit+0x1c>
  p->prev->next = p->next;
 8003542:	e9d4 3209 	ldrd	r3, r2, [r4, #36]	; 0x24
 8003546:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003548:	605a      	str	r2, [r3, #4]
  return p;
 800354a:	e7e7      	b.n	800351c <chThdExit+0x1c>
 800354c:	240011b0 	.word	0x240011b0

08003550 <chThdSleep>:
 *                        state.
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8003550:	b508      	push	{r3, lr}
 8003552:	4601      	mov	r1, r0
 8003554:	2330      	movs	r3, #48	; 0x30
 8003556:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 800355a:	2008      	movs	r0, #8
 800355c:	f7ff fde0 	bl	8003120 <chSchGoSleepTimeoutS>
 8003560:	2300      	movs	r3, #0
 8003562:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8003566:	bd08      	pop	{r3, pc}
	...

08003570 <chThdSuspendTimeoutS>:
  return __sch_get_currthread();
 8003570:	4a05      	ldr	r2, [pc, #20]	; (8003588 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8003572:	4603      	mov	r3, r0
 8003574:	68d2      	ldr	r2, [r2, #12]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8003576:	b121      	cbz	r1, 8003582 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 8003578:	6002      	str	r2, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 800357a:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 800357c:	6353      	str	r3, [r2, #52]	; 0x34
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 800357e:	f7ff bdcf 	b.w	8003120 <chSchGoSleepTimeoutS>
}
 8003582:	f04f 30ff 	mov.w	r0, #4294967295
 8003586:	4770      	bx	lr
 8003588:	240011b0 	.word	0x240011b0
 800358c:	00000000 	.word	0x00000000

08003590 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8003590:	4603      	mov	r3, r0

  if (*trp != NULL) {
 8003592:	6800      	ldr	r0, [r0, #0]
 8003594:	b120      	cbz	r0, 80035a0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 800359a:	6341      	str	r1, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 800359c:	f7ff bd90 	b.w	80030c0 <chSchReadyI>
  }
}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
	...

080035b0 <chThdQueueObjectInit>:
  qp->prev = qp;
 80035b0:	e9c0 0000 	strd	r0, r0, [r0]
void chThdQueueObjectInit(threads_queue_t *tqp) {

  chDbgCheck(tqp);

  ch_queue_init(&tqp->queue);
}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
	...

080035c0 <chThdEnqueueTimeoutS>:
 80035c0:	4a08      	ldr	r2, [pc, #32]	; (80035e4 <chThdEnqueueTimeoutS+0x24>)
 80035c2:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80035c4:	b151      	cbz	r1, 80035dc <chThdEnqueueTimeoutS+0x1c>
 80035c6:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 80035c8:	b410      	push	{r4}
  p->prev       = qp->prev;
 80035ca:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 80035cc:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80035ce:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 80035d0:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 80035d2:	6022      	str	r2, [r4, #0]
}
 80035d4:	bc10      	pop	{r4}
  qp->prev      = p;
 80035d6:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80035d8:	f7ff bda2 	b.w	8003120 <chSchGoSleepTimeoutS>
}
 80035dc:	f04f 30ff 	mov.w	r0, #4294967295
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	240011b0 	.word	0x240011b0
	...

080035f0 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80035f0:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 80035f2:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 80035f4:	4283      	cmp	r3, r0
 80035f6:	d005      	beq.n	8003604 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 80035f8:	6802      	ldr	r2, [r0, #0]
 80035fa:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80035fc:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 80035fe:	6341      	str	r1, [r0, #52]	; 0x34
  (void) chSchReadyI(tp);
 8003600:	f7ff bd5e 	b.w	80030c0 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
	...

08003610 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p time_measurement_t object
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8003610:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8003612:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8003614:	2400      	movs	r4, #0
 8003616:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8003618:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 800361c:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8003620:	e9c0 2300 	strd	r2, r3, [r0]
}
 8003624:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8003626:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 800362a:	4770      	bx	lr
 800362c:	0000      	movs	r0, r0
	...

08003630 <chTMStartMeasurementX>:
 8003630:	4b01      	ldr	r3, [pc, #4]	; (8003638 <chTMStartMeasurementX+0x8>)
 8003632:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8003634:	6083      	str	r3, [r0, #8]
}
 8003636:	4770      	bx	lr
 8003638:	e0001000 	.word	0xe0001000
 800363c:	00000000 	.word	0x00000000

08003640 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8003640:	4a0e      	ldr	r2, [pc, #56]	; (800367c <chTMStopMeasurementX+0x3c>)
 8003642:	4b0f      	ldr	r3, [pc, #60]	; (8003680 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8003644:	6881      	ldr	r1, [r0, #8]
 8003646:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8003648:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 800364a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800364c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 800364e:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8003650:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8003652:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8003654:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8003656:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8003658:	18d2      	adds	r2, r2, r3
 800365a:	6102      	str	r2, [r0, #16]
 800365c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8003660:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8003662:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8003664:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8003666:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8003668:	bf88      	it	hi
 800366a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 800366c:	4293      	cmp	r3, r2
  tmp->n++;
 800366e:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8003672:	bf38      	it	cc
 8003674:	6003      	strcc	r3, [r0, #0]
}
 8003676:	bc10      	pop	{r4}
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	24001ba0 	.word	0x24001ba0
 8003680:	e0001000 	.word	0xe0001000
	...

08003690 <chSemObjectInit>:
  qp->prev = qp;
 8003690:	e9c0 0000 	strd	r0, r0, [r0]
void chSemObjectInit(semaphore_t *sp, cnt_t n) {

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  ch_queue_init(&sp->queue);
  sp->cnt = n;
 8003694:	6081      	str	r1, [r0, #8]
}
 8003696:	4770      	bx	lr
	...

080036a0 <chSemWait>:
 80036a0:	2230      	movs	r2, #48	; 0x30
 80036a2:	f382 8811 	msr	BASEPRI, r2
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (--sp->cnt < (cnt_t)0) {
 80036a6:	6882      	ldr	r2, [r0, #8]
 80036a8:	3a01      	subs	r2, #1
 80036aa:	2a00      	cmp	r2, #0
 80036ac:	6082      	str	r2, [r0, #8]
 80036ae:	db04      	blt.n	80036ba <chSemWait+0x1a>
    chSchGoSleepS(CH_STATE_WTSEM);

    return currtp->u.rdymsg;
  }

  return MSG_OK;
 80036b0:	2000      	movs	r0, #0
 80036b2:	2300      	movs	r3, #0
 80036b4:	f383 8811 	msr	BASEPRI, r3
}
 80036b8:	4770      	bx	lr
  return __sch_get_currthread();
 80036ba:	4909      	ldr	r1, [pc, #36]	; (80036e0 <chSemWait+0x40>)
 80036bc:	4603      	mov	r3, r0
  p->prev       = qp->prev;
 80036be:	6842      	ldr	r2, [r0, #4]
    chSchGoSleepS(CH_STATE_WTSEM);
 80036c0:	2005      	movs	r0, #5
msg_t chSemWait(semaphore_t *sp) {
 80036c2:	b510      	push	{r4, lr}
 80036c4:	68cc      	ldr	r4, [r1, #12]
    currtp->u.wtsemp = sp;
 80036c6:	6363      	str	r3, [r4, #52]	; 0x34
 80036c8:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 80036cc:	6014      	str	r4, [r2, #0]
  qp->prev      = p;
 80036ce:	605c      	str	r4, [r3, #4]
    chSchGoSleepS(CH_STATE_WTSEM);
 80036d0:	f7ff fd0e 	bl	80030f0 <chSchGoSleepS>
    return currtp->u.rdymsg;
 80036d4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80036d6:	2300      	movs	r3, #0
 80036d8:	f383 8811 	msr	BASEPRI, r3
}
 80036dc:	bd10      	pop	{r4, pc}
 80036de:	bf00      	nop
 80036e0:	240011b0 	.word	0x240011b0
	...

080036f0 <chSemSignalI>:
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (++sp->cnt <= (cnt_t)0) {
 80036f0:	6882      	ldr	r2, [r0, #8]
void chSemSignalI(semaphore_t *sp) {
 80036f2:	4603      	mov	r3, r0
  if (++sp->cnt <= (cnt_t)0) {
 80036f4:	3201      	adds	r2, #1
 80036f6:	2a00      	cmp	r2, #0
 80036f8:	6082      	str	r2, [r0, #8]
 80036fa:	dd00      	ble.n	80036fe <chSemSignalI+0xe>
             chSchReadyI().*/
    thread_t *tp = threadref(ch_queue_fifo_remove(&sp->queue));
    tp->u.rdymsg = MSG_OK;
    (void) chSchReadyI(tp);
  }
}
 80036fc:	4770      	bx	lr
  ch_queue_t *p = qp->next;
 80036fe:	6800      	ldr	r0, [r0, #0]
    tp->u.rdymsg = MSG_OK;
 8003700:	2100      	movs	r1, #0
  qp->next       = p->next;
 8003702:	6802      	ldr	r2, [r0, #0]
 8003704:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8003706:	6053      	str	r3, [r2, #4]
 8003708:	6341      	str	r1, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 800370a:	f7ff bcd9 	b.w	80030c0 <chSchReadyI>
 800370e:	bf00      	nop

08003710 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8003710:	2300      	movs	r3, #0
  qp->prev = qp;
 8003712:	e9c0 0000 	strd	r0, r0, [r0]
 8003716:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	0000      	movs	r0, r0
	...

08003720 <chMtxLockS>:
 *
 * @param[in] mp        pointer to a @p mutex_t object
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8003720:	b570      	push	{r4, r5, r6, lr}
 8003722:	4b2e      	ldr	r3, [pc, #184]	; (80037dc <chMtxLockS+0xbc>)
 8003724:	4604      	mov	r4, r0

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8003726:	6880      	ldr	r0, [r0, #8]
 8003728:	68dd      	ldr	r5, [r3, #12]
 800372a:	b328      	cbz	r0, 8003778 <chMtxLockS+0x58>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 800372c:	68aa      	ldr	r2, [r5, #8]
 800372e:	6883      	ldr	r3, [r0, #8]
 8003730:	4293      	cmp	r3, r2
 8003732:	d206      	bcs.n	8003742 <chMtxLockS+0x22>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8003734:	7f03      	ldrb	r3, [r0, #28]
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8003736:	6082      	str	r2, [r0, #8]
        switch (tp->state) {
 8003738:	2b06      	cmp	r3, #6
 800373a:	d036      	beq.n	80037aa <chMtxLockS+0x8a>
 800373c:	2b07      	cmp	r3, #7
 800373e:	d020      	beq.n	8003782 <chMtxLockS+0x62>
 8003740:	b19b      	cbz	r3, 800376a <chMtxLockS+0x4a>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 8003742:	4623      	mov	r3, r4
 8003744:	e003      	b.n	800374e <chMtxLockS+0x2e>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 8003746:	6899      	ldr	r1, [r3, #8]
 8003748:	68aa      	ldr	r2, [r5, #8]
 800374a:	4291      	cmp	r1, r2
 800374c:	d302      	bcc.n	8003754 <chMtxLockS+0x34>
    cp = cp->next;
 800374e:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8003750:	429c      	cmp	r4, r3
 8003752:	d1f8      	bne.n	8003746 <chMtxLockS+0x26>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 8003754:	685a      	ldr	r2, [r3, #4]
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
      chSchGoSleepS(CH_STATE_WTMTX);
 8003756:	2006      	movs	r0, #6
  tp->next       = cp;
 8003758:	602b      	str	r3, [r5, #0]
  tp->prev       = cp->prev;
 800375a:	606a      	str	r2, [r5, #4]
  tp->prev->next = tp;
 800375c:	6015      	str	r5, [r2, #0]
  cp->prev       = tp;
 800375e:	605d      	str	r5, [r3, #4]
      currtp->u.wtmtxp = mp;
 8003760:	636c      	str	r4, [r5, #52]	; 0x34
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
    mp->next = currtp->mtxlist;
    currtp->mtxlist = mp;
  }
}
 8003762:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      chSchGoSleepS(CH_STATE_WTMTX);
 8003766:	f7ff bcc3 	b.w	80030f0 <chSchGoSleepS>
  p->prev->next = p->next;
 800376a:	e9d0 3200 	ldrd	r3, r2, [r0]
 800376e:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8003770:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8003772:	f7ff fca5 	bl	80030c0 <chSchReadyI>
          break;
 8003776:	e7e4      	b.n	8003742 <chMtxLockS+0x22>
    mp->next = currtp->mtxlist;
 8003778:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800377a:	e9c4 5302 	strd	r5, r3, [r4, #8]
    currtp->mtxlist = mp;
 800377e:	64ac      	str	r4, [r5, #72]	; 0x48
}
 8003780:	bd70      	pop	{r4, r5, r6, pc}
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8003782:	6b46      	ldr	r6, [r0, #52]	; 0x34
  p->prev->next = p->next;
 8003784:	e9d0 3200 	ldrd	r3, r2, [r0]
 8003788:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800378a:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 800378c:	4633      	mov	r3, r6
 800378e:	e003      	b.n	8003798 <chMtxLockS+0x78>
  } while ((cp != qp) &&
 8003790:	6899      	ldr	r1, [r3, #8]
 8003792:	6882      	ldr	r2, [r0, #8]
 8003794:	4291      	cmp	r1, r2
 8003796:	d302      	bcc.n	800379e <chMtxLockS+0x7e>
    cp = cp->next;
 8003798:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 800379a:	429e      	cmp	r6, r3
 800379c:	d1f8      	bne.n	8003790 <chMtxLockS+0x70>
  tp->prev       = cp->prev;
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	e9c0 3200 	strd	r3, r2, [r0]
  tp->prev->next = tp;
 80037a4:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 80037a6:	6058      	str	r0, [r3, #4]
}
 80037a8:	e7cb      	b.n	8003742 <chMtxLockS+0x22>
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 80037aa:	6b46      	ldr	r6, [r0, #52]	; 0x34
  p->prev->next = p->next;
 80037ac:	e9d0 3200 	ldrd	r3, r2, [r0]
 80037b0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80037b2:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 80037b4:	4633      	mov	r3, r6
 80037b6:	e003      	b.n	80037c0 <chMtxLockS+0xa0>
  } while ((cp != qp) &&
 80037b8:	6899      	ldr	r1, [r3, #8]
 80037ba:	6882      	ldr	r2, [r0, #8]
 80037bc:	4291      	cmp	r1, r2
 80037be:	d302      	bcc.n	80037c6 <chMtxLockS+0xa6>
    cp = cp->next;
 80037c0:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 80037c2:	429e      	cmp	r6, r3
 80037c4:	d1f8      	bne.n	80037b8 <chMtxLockS+0x98>
  tp->prev       = cp->prev;
 80037c6:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 80037c8:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 80037ca:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 80037cc:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 80037ce:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 80037d0:	68b0      	ldr	r0, [r6, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 80037d2:	68aa      	ldr	r2, [r5, #8]
 80037d4:	6883      	ldr	r3, [r0, #8]
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d3ac      	bcc.n	8003734 <chMtxLockS+0x14>
 80037da:	e7b2      	b.n	8003742 <chMtxLockS+0x22>
 80037dc:	240011b0 	.word	0x240011b0

080037e0 <chMtxLock>:
void chMtxLock(mutex_t *mp) {
 80037e0:	b508      	push	{r3, lr}
 80037e2:	2330      	movs	r3, #48	; 0x30
 80037e4:	f383 8811 	msr	BASEPRI, r3
  chMtxLockS(mp);
 80037e8:	f7ff ff9a 	bl	8003720 <chMtxLockS>
 80037ec:	2300      	movs	r3, #0
 80037ee:	f383 8811 	msr	BASEPRI, r3
}
 80037f2:	bd08      	pop	{r3, pc}
	...

08003800 <chMtxUnlock>:
 8003800:	4a17      	ldr	r2, [pc, #92]	; (8003860 <chMtxUnlock+0x60>)
 8003802:	2330      	movs	r3, #48	; 0x30
 *
 * @param[in] mp        pointer to a @p mutex_t object
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8003804:	b510      	push	{r4, lr}
 8003806:	68d4      	ldr	r4, [r2, #12]
 8003808:	f383 8811 	msr	BASEPRI, r3
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 800380c:	6802      	ldr	r2, [r0, #0]
    currtp->mtxlist = mp->next;
 800380e:	68c3      	ldr	r3, [r0, #12]
    if (chMtxQueueNotEmptyS(mp)) {
 8003810:	4282      	cmp	r2, r0
    currtp->mtxlist = mp->next;
 8003812:	64a3      	str	r3, [r4, #72]	; 0x48
    if (chMtxQueueNotEmptyS(mp)) {
 8003814:	d01d      	beq.n	8003852 <chMtxUnlock+0x52>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8003816:	4601      	mov	r1, r0
 8003818:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 800381a:	b14b      	cbz	r3, 8003830 <chMtxUnlock+0x30>
  return (bool)(qp->next != qp);
 800381c:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 800381e:	4293      	cmp	r3, r2
 8003820:	d003      	beq.n	800382a <chMtxUnlock+0x2a>
 8003822:	6892      	ldr	r2, [r2, #8]
 8003824:	4290      	cmp	r0, r2
 8003826:	bf38      	it	cc
 8003828:	4610      	movcc	r0, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 800382a:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f5      	bne.n	800381c <chMtxUnlock+0x1c>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8003830:	60a0      	str	r0, [r4, #8]
  ch_queue_t *p = qp->next;
 8003832:	6808      	ldr	r0, [r1, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 8003834:	6c82      	ldr	r2, [r0, #72]	; 0x48
  qp->next       = p->next;
 8003836:	6803      	ldr	r3, [r0, #0]
 8003838:	600b      	str	r3, [r1, #0]
  qp->next->prev = qp;
 800383a:	6059      	str	r1, [r3, #4]
 800383c:	e9c1 0202 	strd	r0, r2, [r1, #8]
      tp->mtxlist = mp;
 8003840:	6481      	str	r1, [r0, #72]	; 0x48

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8003842:	f7ff fc3d 	bl	80030c0 <chSchReadyI>
      chSchRescheduleS();
 8003846:	f7ff fd23 	bl	8003290 <chSchRescheduleS>
 800384a:	2300      	movs	r3, #0
 800384c:	f383 8811 	msr	BASEPRI, r3
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
}
 8003850:	bd10      	pop	{r4, pc}
      mp->owner = NULL;
 8003852:	2300      	movs	r3, #0
 8003854:	6093      	str	r3, [r2, #8]
 8003856:	2300      	movs	r3, #0
 8003858:	f383 8811 	msr	BASEPRI, r3
}
 800385c:	bd10      	pop	{r4, pc}
 800385e:	bf00      	nop
 8003860:	240011b0 	.word	0x240011b0
	...

08003870 <chEvtObjectInit>:
 */
void chEvtObjectInit(event_source_t *esp) {

  chDbgCheck(esp != NULL);

  esp->next = (event_listener_t *)esp;
 8003870:	6000      	str	r0, [r0, #0]
}
 8003872:	4770      	bx	lr
	...

08003880 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to an @p event_source_t object
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8003882:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8003884:	42a0      	cmp	r0, r4
 8003886:	d020      	beq.n	80038ca <chEvtBroadcastFlagsI+0x4a>
 8003888:	4607      	mov	r7, r0
 800388a:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 800388c:	2600      	movs	r6, #0
 800388e:	e004      	b.n	800389a <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8003890:	2a0b      	cmp	r2, #11
 8003892:	d01b      	beq.n	80038cc <chEvtBroadcastFlagsI+0x4c>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8003894:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8003896:	42a7      	cmp	r7, r4
 8003898:	d017      	beq.n	80038ca <chEvtBroadcastFlagsI+0x4a>
    elp->flags |= flags;
 800389a:	68e3      	ldr	r3, [r4, #12]
 800389c:	432b      	orrs	r3, r5
 800389e:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 80038a0:	b115      	cbz	r5, 80038a8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 80038a2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 80038a4:	421d      	tst	r5, r3
 80038a6:	d0f5      	beq.n	8003894 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 80038a8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 80038ac:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 80038ae:	7f02      	ldrb	r2, [r0, #28]
  tp->epending |= events;
 80038b0:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 80038b2:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 80038b4:	6443      	str	r3, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 80038b6:	d1eb      	bne.n	8003890 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80038b8:	6b42      	ldr	r2, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 80038ba:	4213      	tst	r3, r2
 80038bc:	d0ea      	beq.n	8003894 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 80038be:	6346      	str	r6, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 80038c0:	f7ff fbfe 	bl	80030c0 <chSchReadyI>
    elp = elp->next;
 80038c4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80038c6:	42a7      	cmp	r7, r4
 80038c8:	d1e7      	bne.n	800389a <chEvtBroadcastFlagsI+0x1a>
  }
}
 80038ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 80038cc:	6b42      	ldr	r2, [r0, #52]	; 0x34
      ((tp->state == CH_STATE_WTANDEVT) &&
 80038ce:	439a      	bics	r2, r3
 80038d0:	d1e0      	bne.n	8003894 <chEvtBroadcastFlagsI+0x14>
 80038d2:	e7f4      	b.n	80038be <chEvtBroadcastFlagsI+0x3e>
	...

080038e0 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 80038e0:	4b02      	ldr	r3, [pc, #8]	; (80038ec <__core_init+0xc>)
 80038e2:	4903      	ldr	r1, [pc, #12]	; (80038f0 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 80038e4:	4a03      	ldr	r2, [pc, #12]	; (80038f4 <__core_init+0x14>)
 80038e6:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 80038ea:	4770      	bx	lr
 80038ec:	24001bac 	.word	0x24001bac
 80038f0:	24002720 	.word	0x24002720
 80038f4:	24080000 	.word	0x24080000
	...

08003900 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8003900:	4b08      	ldr	r3, [pc, #32]	; (8003924 <chCoreAllocFromTopI+0x24>)
 8003902:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8003904:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8003906:	685c      	ldr	r4, [r3, #4]
 8003908:	1a20      	subs	r0, r4, r0
 800390a:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800390c:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 800390e:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8003910:	428a      	cmp	r2, r1
 8003912:	d304      	bcc.n	800391e <chCoreAllocFromTopI+0x1e>
 8003914:	42a2      	cmp	r2, r4
 8003916:	d802      	bhi.n	800391e <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 8003918:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 800391a:	605a      	str	r2, [r3, #4]
}
 800391c:	4770      	bx	lr
    return NULL;
 800391e:	2000      	movs	r0, #0
}
 8003920:	bc10      	pop	{r4}
 8003922:	4770      	bx	lr
 8003924:	24001bac 	.word	0x24001bac
	...

08003930 <chCoreAllocFromTop>:
 8003930:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8003932:	b410      	push	{r4}
 8003934:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8003938:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <chCoreAllocFromTop+0x38>)
 800393a:	4249      	negs	r1, r1
 800393c:	685c      	ldr	r4, [r3, #4]
 800393e:	1a20      	subs	r0, r4, r0
 8003940:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8003942:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8003944:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8003946:	428a      	cmp	r2, r1
 8003948:	d307      	bcc.n	800395a <chCoreAllocFromTop+0x2a>
 800394a:	4294      	cmp	r4, r2
 800394c:	d305      	bcc.n	800395a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 800394e:	605a      	str	r2, [r3, #4]
 8003950:	2300      	movs	r3, #0
 8003952:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8003956:	bc10      	pop	{r4}
 8003958:	4770      	bx	lr
    return NULL;
 800395a:	2000      	movs	r0, #0
 800395c:	2300      	movs	r3, #0
 800395e:	f383 8811 	msr	BASEPRI, r3
}
 8003962:	bc10      	pop	{r4}
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	24001bac 	.word	0x24001bac
 800396c:	00000000 	.word	0x00000000

08003970 <chCoreGetStatusX>:
 *
 * @xclass
 */
void chCoreGetStatusX(memory_area_t *map) {

  map->base = ch_memcore.basemem;
 8003970:	4b03      	ldr	r3, [pc, #12]	; (8003980 <chCoreGetStatusX+0x10>)
  /*lint -save -e9033 [10.8] The cast is safe.*/
  map->size = (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 8003972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	e9c0 2300 	strd	r2, r3, [r0]
  /*lint -restore*/
}
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	24001bac 	.word	0x24001bac
	...

08003990 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8003990:	b510      	push	{r4, lr}

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8003992:	4c08      	ldr	r4, [pc, #32]	; (80039b4 <__heap_init+0x24>)
 8003994:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <__heap_init+0x28>)
 8003996:	4620      	mov	r0, r4
 8003998:	f840 3b04 	str.w	r3, [r0], #4
  chCoreGetStatusX(&default_heap.area);
 800399c:	f7ff ffe8 	bl	8003970 <chCoreGetStatusX>
  H_FREE_NEXT(&default_heap.header) = NULL;
 80039a0:	2300      	movs	r3, #0
  H_FREE_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80039a2:	f104 0014 	add.w	r0, r4, #20
  H_FREE_PAGES(&default_heap.header) = 0;
 80039a6:	e9c4 3303 	strd	r3, r3, [r4, #12]
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 80039aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chMtxObjectInit(&default_heap.mtx);
 80039ae:	f7ff beaf 	b.w	8003710 <chMtxObjectInit>
 80039b2:	bf00      	nop
 80039b4:	24001bb4 	.word	0x24001bb4
 80039b8:	08003931 	.word	0x08003931
 80039bc:	00000000 	.word	0x00000000

080039c0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80039c0:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80039c2:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 80039c4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 80039c8:	e9c0 4100 	strd	r4, r1, [r0]
}
 80039cc:	bc10      	pop	{r4}
 80039ce:	4770      	bx	lr

080039d0 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80039d0:	2200      	movs	r2, #0
 80039d2:	f7ff bf95 	b.w	8003900 <chCoreAllocFromTopI>
 80039d6:	bf00      	nop
	...

080039e0 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 80039e0:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80039e2:	4c12      	ldr	r4, [pc, #72]	; (8003a2c <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80039e4:	4d12      	ldr	r5, [pc, #72]	; (8003a30 <__factory_init+0x50>)
 80039e6:	4620      	mov	r0, r4
 80039e8:	f7ff fe92 	bl	8003710 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 80039ec:	f104 0110 	add.w	r1, r4, #16
 80039f0:	462b      	mov	r3, r5
 80039f2:	2204      	movs	r2, #4
 80039f4:	6121      	str	r1, [r4, #16]
 80039f6:	2114      	movs	r1, #20
 80039f8:	1860      	adds	r0, r4, r1
 80039fa:	f7ff ffe1 	bl	80039c0 <chPoolObjectInitAligned>
 80039fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003a02:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8003a06:	462b      	mov	r3, r5
 8003a08:	2204      	movs	r2, #4
 8003a0a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 8003a0e:	211c      	movs	r1, #28
 8003a10:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8003a14:	f7ff ffd4 	bl	80039c0 <chPoolObjectInitAligned>
 8003a18:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8003a1c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8003a20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a24:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8003a28:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 8003a2a:	bd38      	pop	{r3, r4, r5, pc}
 8003a2c:	24001bd8 	.word	0x24001bd8
 8003a30:	080039d1 	.word	0x080039d1
	...

08003a40 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003a40:	f3ef 8309 	mrs	r3, PSP
/*lint -restore*/
  uint32_t psp = __get_PSP();

  /* Unstacking procedure, discarding the current exception context and
     positioning the stack to point to the real one.*/
  psp += sizeof (struct port_extctx);
 8003a44:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003a46:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f383 8811 	msr	BASEPRI, r3
  /* Restoring real position of the original stack frame.*/
  __set_PSP(psp);

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
	...

08003a60 <port_init>:
 8003a60:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8003a64:	b500      	push	{lr}
 8003a66:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 8003a6a:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a6e:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8003a72:	490e      	ldr	r1, [pc, #56]	; (8003aac <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a74:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8003a76:	4a0e      	ldr	r2, [pc, #56]	; (8003ab0 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a78:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 8003a7c:	4301      	orrs	r1, r0
 8003a7e:	480d      	ldr	r0, [pc, #52]	; (8003ab4 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8003a80:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003a82:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8003a86:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003a8a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 8003a8e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a92:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003a94:	6811      	ldr	r1, [r2, #0]
 8003a96:	f041 0101 	orr.w	r1, r1, #1
 8003a9a:	6011      	str	r1, [r2, #0]
 8003a9c:	77d8      	strb	r0, [r3, #31]
 8003a9e:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_MPU_INITIALIZE == TRUE) || (PORT_ENABLE_GUARD_PAGES == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 8003aa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003aa6:	bf00      	nop
 8003aa8:	e000ed00 	.word	0xe000ed00
 8003aac:	05fa0300 	.word	0x05fa0300
 8003ab0:	e0001000 	.word	0xe0001000
 8003ab4:	c5acce55 	.word	0xc5acce55
	...

08003ac0 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003ac0:	2330      	movs	r3, #48	; 0x30
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <__port_irq_epilogue+0x3c>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8003ace:	d102      	bne.n	8003ad6 <__port_irq_epilogue+0x16>
 8003ad0:	f383 8811 	msr	BASEPRI, r3
 8003ad4:	4770      	bx	lr
void __port_irq_epilogue(void) {
 8003ad6:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003ad8:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8003adc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    psp -= sizeof (struct port_extctx);
 8003ae0:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 8003ae2:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003ae4:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8003ae8:	f7ff fb9a 	bl	8003220 <chSchIsPreemptionRequired>
 8003aec:	b110      	cbz	r0, 8003af4 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003aee:	4b04      	ldr	r3, [pc, #16]	; (8003b00 <__port_irq_epilogue+0x40>)
 8003af0:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8003af2:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003af4:	4b03      	ldr	r3, [pc, #12]	; (8003b04 <__port_irq_epilogue+0x44>)
 8003af6:	61a3      	str	r3, [r4, #24]
}
 8003af8:	bd10      	pop	{r4, pc}
 8003afa:	bf00      	nop
 8003afc:	e000ed00 	.word	0xe000ed00
 8003b00:	080003e3 	.word	0x080003e3
 8003b04:	080003e6 	.word	0x080003e6
	...

08003b10 <drv_audio_process_block>:

void drv_audio_process_block(const int32_t               *adc_in,
                             const spilink_audio_block_t spi_in,
                             int32_t                     *dac_out,
                             spilink_audio_block_t        spi_out,
                             size_t                       frames) {
 8003b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b14:	9d08      	ldr	r5, [sp, #32]
 8003b16:	4618      	mov	r0, r3
    const uint32_t samples_per_cycle = AUDIO_SAMPLE_RATE_HZ / AUDIO_BEEP_FREQUENCY_HZ;
    const uint32_t samples_per_on = (AUDIO_SAMPLE_RATE_HZ * AUDIO_BEEP_ON_MS) / 1000U;
    const uint32_t samples_per_off = (AUDIO_SAMPLE_RATE_HZ * AUDIO_BEEP_OFF_MS) / 1000U;
    const uint32_t samples_per_period = samples_per_on + samples_per_off;

    for (size_t n = 0; n < frames; ++n) {
 8003b18:	b37d      	cbz	r5, 8003b7a <drv_audio_process_block+0x6a>
 8003b1a:	f8df a07c 	ldr.w	sl, [pc, #124]	; 8003b98 <drv_audio_process_block+0x88>
 8003b1e:	f102 011c 	add.w	r1, r2, #28
 8003b22:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8003b9c <drv_audio_process_block+0x8c>
        const bool beep_on = (beep_sample % samples_per_period) < samples_per_on;
 8003b26:	f44f 4e96 	mov.w	lr, #19200	; 0x4b00
 8003b2a:	f8da 4000 	ldr.w	r4, [sl]
 8003b2e:	4e1c      	ldr	r6, [pc, #112]	; (8003ba0 <drv_audio_process_block+0x90>)
 8003b30:	eb04 0c05 	add.w	ip, r4, r5
        int32_t sample_i = 0;

        if (beep_on) {
            sample_i = (tone_phase < (samples_per_cycle / 2U)) ? AUDIO_BEEP_AMPLITUDE
                                                              : -AUDIO_BEEP_AMPLITUDE;
 8003b34:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8003ba4 <drv_audio_process_block+0x94>
 8003b38:	f8d9 5000 	ldr.w	r5, [r9]
 8003b3c:	4f1a      	ldr	r7, [pc, #104]	; (8003ba8 <drv_audio_process_block+0x98>)
        const bool beep_on = (beep_sample % samples_per_period) < samples_per_on;
 8003b3e:	fba6 3204 	umull	r3, r2, r6, r4
 8003b42:	0ad2      	lsrs	r2, r2, #11
 8003b44:	fb0e 4212 	mls	r2, lr, r2, r4
        if (beep_on) {
 8003b48:	f5b2 5f16 	cmp.w	r2, #9600	; 0x2580
 8003b4c:	d21d      	bcs.n	8003b8a <drv_audio_process_block+0x7a>
                                                              : -AUDIO_BEEP_AMPLITUDE;
 8003b4e:	2d17      	cmp	r5, #23
            tone_phase++;
 8003b50:	f105 0501 	add.w	r5, r5, #1
                                                              : -AUDIO_BEEP_AMPLITUDE;
 8003b54:	d91c      	bls.n	8003b90 <drv_audio_process_block+0x80>
            if (tone_phase >= samples_per_cycle) {
 8003b56:	2d2f      	cmp	r5, #47	; 0x2f
 8003b58:	d900      	bls.n	8003b5c <drv_audio_process_block+0x4c>
                tone_phase = 0U;
 8003b5a:	2500      	movs	r5, #0
                                                              : -AUDIO_BEEP_AMPLITUDE;
 8003b5c:	463b      	mov	r3, r7
            }
        } else {
            tone_phase = 0U;
        }

        for (size_t ch = 0; ch < AUDIO_NUM_OUTPUT_CHANNELS; ++ch) {
 8003b5e:	f1a1 0220 	sub.w	r2, r1, #32
            dac_out[ch] = sample_i;
 8003b62:	f842 3f04 	str.w	r3, [r2, #4]!
        for (size_t ch = 0; ch < AUDIO_NUM_OUTPUT_CHANNELS; ++ch) {
 8003b66:	4291      	cmp	r1, r2
 8003b68:	d1fb      	bne.n	8003b62 <drv_audio_process_block+0x52>
    for (size_t n = 0; n < frames; ++n) {
 8003b6a:	3401      	adds	r4, #1
 8003b6c:	3120      	adds	r1, #32
 8003b6e:	4564      	cmp	r4, ip
 8003b70:	d1e5      	bne.n	8003b3e <drv_audio_process_block+0x2e>
 8003b72:	f8ca 4000 	str.w	r4, [sl]
 8003b76:	f8c9 5000 	str.w	r5, [r9]

        dac_out += AUDIO_NUM_OUTPUT_CHANNELS;
        beep_sample++;
    }

    if (spi_out != NULL) {
 8003b7a:	b158      	cbz	r0, 8003b94 <drv_audio_process_block+0x84>
        memset(spi_out, 0, sizeof(spilink_audio_block_t));
 8003b7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b80:	2100      	movs	r1, #0
    }
}
 8003b82:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        memset(spi_out, 0, sizeof(spilink_audio_block_t));
 8003b86:	f000 bcc5 	b.w	8004514 <memset>
            tone_phase = 0U;
 8003b8a:	2500      	movs	r5, #0
        int32_t sample_i = 0;
 8003b8c:	462b      	mov	r3, r5
 8003b8e:	e7e6      	b.n	8003b5e <drv_audio_process_block+0x4e>
                                                              : -AUDIO_BEEP_AMPLITUDE;
 8003b90:	4643      	mov	r3, r8
 8003b92:	e7e4      	b.n	8003b5e <drv_audio_process_block+0x4e>
}
 8003b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b98:	24001c20 	.word	0x24001c20
 8003b9c:	24001c24 	.word	0x24001c24
 8003ba0:	1b4e81b5 	.word	0x1b4e81b5
 8003ba4:	004ccccc 	.word	0x004ccccc
 8003ba8:	ffb33334 	.word	0xffb33334
 8003bac:	00000000 	.word	0x00000000

08003bb0 <main>:

int main(void) {
 8003bb0:	b508      	push	{r3, lr}
    halInit();
 8003bb2:	f7fc fd6d 	bl	8000690 <halInit>
    chSysInit();
 8003bb6:	f7fe fff3 	bl	8002ba0 <chSysInit>

    drv_audio_init();
 8003bba:	f000 fad1 	bl	8004160 <drv_audio_init>
    drv_audio_start();
 8003bbe:	f000 fb27 	bl	8004210 <drv_audio_start>

    while (true) {
        chThdSleepMilliseconds(1000);
 8003bc2:	f242 7010 	movw	r0, #10000	; 0x2710
 8003bc6:	f7ff fcc3 	bl	8003550 <chThdSleep>
    while (true) {
 8003bca:	e7fa      	b.n	8003bc2 <main+0x12>
 8003bcc:	0000      	movs	r0, r0
	...

08003bd0 <adau1979_init>:

/* -------------------------------------------------------------------------- */
/* API publique                                                               */
/* -------------------------------------------------------------------------- */

msg_t adau1979_init(void) {
 8003bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bd2:	b087      	sub	sp, #28
  i2cStart(audio_i2c, &adau1979_default_i2c_cfg);
 8003bd4:	491a      	ldr	r1, [pc, #104]	; (8003c40 <adau1979_init+0x70>)
 8003bd6:	481b      	ldr	r0, [pc, #108]	; (8003c44 <adau1979_init+0x74>)
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003bd8:	2401      	movs	r4, #1
  i2cStart(audio_i2c, &adau1979_default_i2c_cfg);
 8003bda:	f7fc ffb1 	bl	8000b40 <i2cStart>
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003bde:	2764      	movs	r7, #100	; 0x64
        uint8_t devid = 0U;
 8003be0:	2300      	movs	r3, #0
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003be2:	f10d 0516 	add.w	r5, sp, #22
 8003be6:	26f0      	movs	r6, #240	; 0xf0
 8003be8:	f10d 0217 	add.w	r2, sp, #23
        uint8_t devid = 0U;
 8003bec:	f88d 3016 	strb.w	r3, [sp, #22]
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003bf0:	2111      	movs	r1, #17
 8003bf2:	4623      	mov	r3, r4
 8003bf4:	4813      	ldr	r0, [pc, #76]	; (8003c44 <adau1979_init+0x74>)
 8003bf6:	9500      	str	r5, [sp, #0]
 8003bf8:	f88d 6017 	strb.w	r6, [sp, #23]
 8003bfc:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8003c00:	f7fc ffae 	bl	8000b60 <i2cMasterTransmitTimeout>
        if (st != HAL_RET_SUCCESS) {
 8003c04:	b9b0      	cbnz	r0, 8003c34 <adau1979_init+0x64>
        if (devid != ADAU1979_DEVID0_EXPECTED) {
 8003c06:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003c0a:	2b79      	cmp	r3, #121	; 0x79
 8003c0c:	d114      	bne.n	8003c38 <adau1979_init+0x68>
        uint8_t devid = 0U;
 8003c0e:	f88d 0016 	strb.w	r0, [sp, #22]
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003c12:	4623      	mov	r3, r4
 8003c14:	f10d 0217 	add.w	r2, sp, #23
 8003c18:	2112      	movs	r1, #18
 8003c1a:	480a      	ldr	r0, [pc, #40]	; (8003c44 <adau1979_init+0x74>)
 8003c1c:	9702      	str	r7, [sp, #8]
 8003c1e:	f88d 6017 	strb.w	r6, [sp, #23]
 8003c22:	e9cd 5400 	strd	r5, r4, [sp]
 8003c26:	f7fc ff9b 	bl	8000b60 <i2cMasterTransmitTimeout>
        if (st != HAL_RET_SUCCESS) {
 8003c2a:	b918      	cbnz	r0, 8003c34 <adau1979_init+0x64>
        if (devid != ADAU1979_DEVID0_EXPECTED) {
 8003c2c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003c30:	2b79      	cmp	r3, #121	; 0x79
 8003c32:	d101      	bne.n	8003c38 <adau1979_init+0x68>

    return adau1979_verify_devid();
}
 8003c34:	b007      	add	sp, #28
 8003c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return MSG_RESET;
 8003c38:	f06f 0001 	mvn.w	r0, #1
 8003c3c:	e7fa      	b.n	8003c34 <adau1979_init+0x64>
 8003c3e:	bf00      	nop
 8003c40:	080048b0 	.word	0x080048b0
 8003c44:	240010a4 	.word	0x240010a4
	...

08003c50 <adau1979_set_default_config>:

msg_t adau1979_set_default_config(void) {
 8003c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003c54:	2500      	movs	r5, #0
msg_t adau1979_set_default_config(void) {
 8003c56:	b086      	sub	sp, #24
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003c58:	2664      	movs	r6, #100	; 0x64
    uint8_t txbuf[2] = {reg, value};
 8003c5a:	2704      	movs	r7, #4
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	aa05      	add	r2, sp, #20
 8003c60:	2111      	movs	r1, #17
 8003c62:	4850      	ldr	r0, [pc, #320]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003c64:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003c66:	f04f 0903 	mov.w	r9, #3
 8003c6a:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003c6e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003c72:	f7fc ff75 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003c76:	2302      	movs	r3, #2
 8003c78:	4604      	mov	r4, r0
 8003c7a:	aa05      	add	r2, sp, #20
 8003c7c:	2112      	movs	r1, #18
 8003c7e:	4849      	ldr	r0, [pc, #292]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003c80:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003c82:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003c86:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003c8a:	f7fc ff69 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003c8e:	4680      	mov	r8, r0
 8003c90:	2302      	movs	r3, #2
 8003c92:	aa05      	add	r2, sp, #20
 8003c94:	2111      	movs	r1, #17
 8003c96:	4843      	ldr	r0, [pc, #268]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003c98:	9500      	str	r5, [sp, #0]
 8003c9a:	ea44 0408 	orr.w	r4, r4, r8
    uint8_t txbuf[2] = {reg, value};
 8003c9e:	f8ad 7014 	strh.w	r7, [sp, #20]
 8003ca2:	f04f 0802 	mov.w	r8, #2
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ca6:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003caa:	f7fc ff59 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003cae:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003cb2:	4607      	mov	r7, r0
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	aa05      	add	r2, sp, #20
 8003cb8:	2112      	movs	r1, #18
 8003cba:	433c      	orrs	r4, r7
 8003cbc:	4839      	ldr	r0, [pc, #228]	; (8003da4 <adau1979_set_default_config+0x154>)
    uint8_t txbuf[2] = {reg, value};
 8003cbe:	f44f 7780 	mov.w	r7, #256	; 0x100
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003cc2:	9500      	str	r5, [sp, #0]
 8003cc4:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003cc8:	f7fc ff4a 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	4304      	orrs	r4, r0
 8003cd0:	aa05      	add	r2, sp, #20
 8003cd2:	2111      	movs	r1, #17
 8003cd4:	4833      	ldr	r0, [pc, #204]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003cd6:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003cd8:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003cdc:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003ce0:	f7fc ff3e 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003ce4:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ce8:	4607      	mov	r7, r0
 8003cea:	2302      	movs	r3, #2
 8003cec:	aa05      	add	r2, sp, #20
 8003cee:	2112      	movs	r1, #18
 8003cf0:	4327      	orrs	r7, r4
 8003cf2:	482c      	ldr	r0, [pc, #176]	; (8003da4 <adau1979_set_default_config+0x154>)
    uint8_t txbuf[2] = {reg, value};
 8003cf4:	f244 1401 	movw	r4, #16641	; 0x4101
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003cf8:	9602      	str	r6, [sp, #8]
 8003cfa:	e9cd 5500 	strd	r5, r5, [sp]
 8003cfe:	f7fc ff2f 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003d02:	2302      	movs	r3, #2
 8003d04:	4307      	orrs	r7, r0
 8003d06:	aa05      	add	r2, sp, #20
 8003d08:	2111      	movs	r1, #17
 8003d0a:	4826      	ldr	r0, [pc, #152]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d0c:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003d0e:	f8ad 4014 	strh.w	r4, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d12:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003d16:	f7fc ff23 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003d1a:	f8ad 4014 	strh.w	r4, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d1e:	4604      	mov	r4, r0
 8003d20:	4643      	mov	r3, r8
 8003d22:	aa05      	add	r2, sp, #20
 8003d24:	2112      	movs	r1, #18
 8003d26:	433c      	orrs	r4, r7
 8003d28:	481e      	ldr	r0, [pc, #120]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d2a:	9602      	str	r6, [sp, #8]
 8003d2c:	e9cd 5500 	strd	r5, r5, [sp]
 8003d30:	f7fc ff16 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003d34:	4643      	mov	r3, r8
 8003d36:	4304      	orrs	r4, r0
 8003d38:	aa05      	add	r2, sp, #20
 8003d3a:	2111      	movs	r1, #17
 8003d3c:	4819      	ldr	r0, [pc, #100]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d3e:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003d40:	f8ad 8014 	strh.w	r8, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d44:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003d48:	f7fc ff0a 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003d4c:	4607      	mov	r7, r0
 8003d4e:	4643      	mov	r3, r8
 8003d50:	aa05      	add	r2, sp, #20
 8003d52:	4327      	orrs	r7, r4
 8003d54:	2112      	movs	r1, #18
 8003d56:	4813      	ldr	r0, [pc, #76]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d58:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003d5a:	f8ad 8014 	strh.w	r8, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d5e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003d62:	f7fc fefd 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003d66:	4643      	mov	r3, r8
 8003d68:	4307      	orrs	r7, r0
 8003d6a:	aa05      	add	r2, sp, #20
 8003d6c:	2111      	movs	r1, #17
 8003d6e:	480d      	ldr	r0, [pc, #52]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d70:	9500      	str	r5, [sp, #0]
    uint8_t txbuf[2] = {reg, value};
 8003d72:	f8ad 9014 	strh.w	r9, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d76:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003d7a:	f7fc fef1 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003d7e:	4604      	mov	r4, r0
 8003d80:	4643      	mov	r3, r8
 8003d82:	aa05      	add	r2, sp, #20
     */
    st |= adau1979_broadcast_write(ADAU1979_REG_PLL_CTRL0, ADAU1979_PLL_MASTER_POWER);
    st |= adau1979_broadcast_write(ADAU1979_REG_PLL_CTRL1,
                                  (uint8_t)(ADAU1979_PLL_MUTE_ON_UNLOCK | ADAU1979_PLL_MCS_256FS));
    st |= adau1979_broadcast_write(ADAU1979_REG_PLL_CTRL2, 0x00U);
    st |= adau1979_broadcast_write(ADAU1979_REG_PLL_CTRL3, 0x00U);
 8003d84:	433c      	orrs	r4, r7
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d86:	2112      	movs	r1, #18
 8003d88:	4806      	ldr	r0, [pc, #24]	; (8003da4 <adau1979_set_default_config+0x154>)
 8003d8a:	9602      	str	r6, [sp, #8]
    uint8_t txbuf[2] = {reg, value};
 8003d8c:	f8ad 9014 	strh.w	r9, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003d90:	e9cd 5500 	strd	r5, r5, [sp]
 8003d94:	f7fc fee4 	bl	8000b60 <i2cMasterTransmitTimeout>
    if (st != HAL_RET_SUCCESS) {
 8003d98:	4304      	orrs	r4, r0
 8003d9a:	d005      	beq.n	8003da8 <adau1979_set_default_config+0x158>
    st |= adau1979_broadcast_write(ADAU1979_REG_BLOCK_POWER_SAI, 0x0FU);

    /* Dmute le flux numrique. */
    st |= adau1979_broadcast_write(ADAU1979_REG_MISC_CTRL, ADAU1979_MISC_UNMUTE);
    return st;
}
 8003d9c:	4620      	mov	r0, r4
 8003d9e:	b006      	add	sp, #24
 8003da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003da4:	240010a4 	.word	0x240010a4
 8003da8:	f7fc fc92 	bl	80006d0 <stGetCounter>
 8003dac:	f10d 0713 	add.w	r7, sp, #19
            uint8_t pll1 = 0U;
 8003db0:	46a2      	mov	sl, r4
 8003db2:	4681      	mov	r9, r0
    const systime_t timeout = TIME_MS2I(ADAU1979_PLL_LOCK_TIMEOUT_MS);
 8003db4:	2501      	movs	r5, #1
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003db6:	f8df 8234 	ldr.w	r8, [pc, #564]	; 8003fec <adau1979_set_default_config+0x39c>
 8003dba:	2664      	movs	r6, #100	; 0x64
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	aa05      	add	r2, sp, #20
 8003dc0:	2111      	movs	r1, #17
 8003dc2:	4640      	mov	r0, r8
 8003dc4:	9602      	str	r6, [sp, #8]
            uint8_t pll1 = 0U;
 8003dc6:	f88d a013 	strb.w	sl, [sp, #19]
            msg_t st = adau1979_read_reg(adau1979_addresses[i], ADAU1979_REG_PLL_CTRL1, &pll1);
 8003dca:	f88d 5014 	strb.w	r5, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003dce:	e9cd 7500 	strd	r7, r5, [sp]
 8003dd2:	f7fc fec5 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	2301      	movs	r3, #1
 8003dda:	aa05      	add	r2, sp, #20
 8003ddc:	2112      	movs	r1, #18
 8003dde:	4640      	mov	r0, r8
            if (st != HAL_RET_SUCCESS) {
 8003de0:	2c00      	cmp	r4, #0
 8003de2:	d1db      	bne.n	8003d9c <adau1979_set_default_config+0x14c>
            if ((pll1 & ADAU1979_PLL_LOCKED) == 0U) {
 8003de4:	f99d c013 	ldrsb.w	ip, [sp, #19]
 8003de8:	f1bc 0f00 	cmp.w	ip, #0
 8003dec:	f280 80f0 	bge.w	8003fd0 <adau1979_set_default_config+0x380>
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003df0:	9700      	str	r7, [sp, #0]
            uint8_t pll1 = 0U;
 8003df2:	f88d 4013 	strb.w	r4, [sp, #19]
            msg_t st = adau1979_read_reg(adau1979_addresses[i], ADAU1979_REG_PLL_CTRL1, &pll1);
 8003df6:	f88d 5014 	strb.w	r5, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, &reg, 1, value, 1, TIME_MS2I(10));
 8003dfa:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003dfe:	f7fc feaf 	bl	8000b60 <i2cMasterTransmitTimeout>
            if (st != HAL_RET_SUCCESS) {
 8003e02:	4604      	mov	r4, r0
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d1c9      	bne.n	8003d9c <adau1979_set_default_config+0x14c>
            if ((pll1 & ADAU1979_PLL_LOCKED) == 0U) {
 8003e08:	f99d 3013 	ldrsb.w	r3, [sp, #19]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f280 80df 	bge.w	8003fd0 <adau1979_set_default_config+0x380>
    uint8_t txbuf[2] = {reg, value};
 8003e12:	f644 0705 	movw	r7, #18437	; 0x4805
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e16:	aa05      	add	r2, sp, #20
 8003e18:	2302      	movs	r3, #2
 8003e1a:	2111      	movs	r1, #17
 8003e1c:	9602      	str	r6, [sp, #8]
    uint8_t txbuf[2] = {reg, value};
 8003e1e:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e22:	e9cd 0000 	strd	r0, r0, [sp]
 8003e26:	4871      	ldr	r0, [pc, #452]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003e28:	f7fc fe9a 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003e2c:	aa05      	add	r2, sp, #20
 8003e2e:	4605      	mov	r5, r0
 8003e30:	2302      	movs	r3, #2
 8003e32:	2112      	movs	r1, #18
 8003e34:	9602      	str	r6, [sp, #8]
 8003e36:	486d      	ldr	r0, [pc, #436]	; (8003fec <adau1979_set_default_config+0x39c>)
    uint8_t txbuf[2] = {reg, value};
 8003e38:	f8ad 7014 	strh.w	r7, [sp, #20]
 8003e3c:	f640 7704 	movw	r7, #3844	; 0xf04
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e40:	e9cd 4400 	strd	r4, r4, [sp]
 8003e44:	f7fc fe8c 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003e48:	2307      	movs	r3, #7
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e4a:	aa05      	add	r2, sp, #20
        st |= adau1979_write_reg(adau1979_addresses[i], reg, value);
 8003e4c:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003e4e:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e52:	2111      	movs	r1, #17
 8003e54:	2302      	movs	r3, #2
 8003e56:	9602      	str	r6, [sp, #8]
 8003e58:	4864      	ldr	r0, [pc, #400]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003e5a:	e9cd 4400 	strd	r4, r4, [sp]
 8003e5e:	f7fc fe7f 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003e62:	f242 1308 	movw	r3, #8456	; 0x2108
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e66:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[0], ADAU1979_REG_SAI_SLOT0, 0x00U);
 8003e68:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003e6a:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e6e:	2111      	movs	r1, #17
 8003e70:	2302      	movs	r3, #2
 8003e72:	9602      	str	r6, [sp, #8]
 8003e74:	485d      	ldr	r0, [pc, #372]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003e76:	e9cd 4400 	strd	r4, r4, [sp]
 8003e7a:	f7fc fe71 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003e7e:	f244 2309 	movw	r3, #16905	; 0x4209
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e82:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[0], ADAU1979_REG_SAI_SLOT1, 0x21U);
 8003e84:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003e86:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e8a:	2111      	movs	r1, #17
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	9602      	str	r6, [sp, #8]
 8003e90:	4856      	ldr	r0, [pc, #344]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003e92:	e9cd 4400 	strd	r4, r4, [sp]
 8003e96:	f7fc fe63 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003e9a:	f246 330a 	movw	r3, #25354	; 0x630a
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003e9e:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[0], ADAU1979_REG_SAI_SLOT2, 0x42U);
 8003ea0:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003ea2:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ea6:	2111      	movs	r1, #17
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	9602      	str	r6, [sp, #8]
 8003eac:	484f      	ldr	r0, [pc, #316]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003eae:	e9cd 4400 	strd	r4, r4, [sp]
 8003eb2:	f7fc fe55 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003eb6:	f241 0307 	movw	r3, #4103	; 0x1007
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003eba:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[0], ADAU1979_REG_SAI_SLOT3, 0x63U);
 8003ebc:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003ebe:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ec2:	2112      	movs	r1, #18
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	9602      	str	r6, [sp, #8]
 8003ec8:	4848      	ldr	r0, [pc, #288]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003eca:	e9cd 4400 	strd	r4, r4, [sp]
 8003ece:	f7fc fe47 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003ed2:	f243 1308 	movw	r3, #12552	; 0x3108
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ed6:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[1], ADAU1979_REG_SAI_SLOT0, 0x10U);
 8003ed8:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003eda:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ede:	2112      	movs	r1, #18
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	9602      	str	r6, [sp, #8]
 8003ee4:	4841      	ldr	r0, [pc, #260]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003ee6:	e9cd 4400 	strd	r4, r4, [sp]
 8003eea:	f7fc fe39 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003eee:	f245 2309 	movw	r3, #21001	; 0x5209
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003ef2:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[1], ADAU1979_REG_SAI_SLOT1, 0x31U);
 8003ef4:	4305      	orrs	r5, r0
    uint8_t txbuf[2] = {reg, value};
 8003ef6:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003efa:	2112      	movs	r1, #18
 8003efc:	2302      	movs	r3, #2
 8003efe:	9602      	str	r6, [sp, #8]
 8003f00:	483a      	ldr	r0, [pc, #232]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003f02:	e9cd 4400 	strd	r4, r4, [sp]
 8003f06:	f7fc fe2b 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003f0a:	f247 330a 	movw	r3, #29450	; 0x730a
    st |= adau1979_write_reg(adau1979_addresses[1], ADAU1979_REG_SAI_SLOT2, 0x52U);
 8003f0e:	4305      	orrs	r5, r0
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f10:	aa05      	add	r2, sp, #20
    uint8_t txbuf[2] = {reg, value};
 8003f12:	f8ad 3014 	strh.w	r3, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f16:	2112      	movs	r1, #18
 8003f18:	2302      	movs	r3, #2
 8003f1a:	9602      	str	r6, [sp, #8]
 8003f1c:	4833      	ldr	r0, [pc, #204]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003f1e:	e9cd 4400 	strd	r4, r4, [sp]
 8003f22:	f7fc fe1d 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003f26:	aa05      	add	r2, sp, #20
    st |= adau1979_write_reg(adau1979_addresses[1], ADAU1979_REG_SAI_SLOT3, 0x73U);
 8003f28:	4305      	orrs	r5, r0
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	2111      	movs	r1, #17
 8003f2e:	9602      	str	r6, [sp, #8]
 8003f30:	482e      	ldr	r0, [pc, #184]	; (8003fec <adau1979_set_default_config+0x39c>)
    uint8_t txbuf[2] = {reg, value};
 8003f32:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f36:	e9cd 4400 	strd	r4, r4, [sp]
 8003f3a:	f7fc fe11 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003f3e:	4680      	mov	r8, r0
 8003f40:	aa05      	add	r2, sp, #20
 8003f42:	2302      	movs	r3, #2
 8003f44:	ea45 0508 	orr.w	r5, r5, r8
 8003f48:	2112      	movs	r1, #18
 8003f4a:	9602      	str	r6, [sp, #8]
 8003f4c:	4827      	ldr	r0, [pc, #156]	; (8003fec <adau1979_set_default_config+0x39c>)
    uint8_t txbuf[2] = {reg, value};
 8003f4e:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f52:	e9cd 4400 	strd	r4, r4, [sp]
 8003f56:	f7fc fe03 	bl	8000b60 <i2cMasterTransmitTimeout>
 8003f5a:	aa05      	add	r2, sp, #20
    st |= adau1979_broadcast_write(ADAU1979_REG_BLOCK_POWER_ADC, ADAU1979_ADC_ENABLE_ALL);
 8003f5c:	4305      	orrs	r5, r0
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f5e:	2302      	movs	r3, #2
 8003f60:	2111      	movs	r1, #17
 8003f62:	9602      	str	r6, [sp, #8]
 8003f64:	4821      	ldr	r0, [pc, #132]	; (8003fec <adau1979_set_default_config+0x39c>)
    uint8_t txbuf[2] = {reg, value};
 8003f66:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f6a:	e9cd 4400 	strd	r4, r4, [sp]
 8003f6e:	f7fc fdf7 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003f72:	f8ad 7014 	strh.w	r7, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f76:	4607      	mov	r7, r0
 8003f78:	aa05      	add	r2, sp, #20
 8003f7a:	9401      	str	r4, [sp, #4]
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	433d      	orrs	r5, r7
 8003f80:	9400      	str	r4, [sp, #0]
 8003f82:	2112      	movs	r1, #18
 8003f84:	9602      	str	r6, [sp, #8]
 8003f86:	4819      	ldr	r0, [pc, #100]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003f88:	f7fc fdea 	bl	8000b60 <i2cMasterTransmitTimeout>
    st |= adau1979_broadcast_write(ADAU1979_REG_BLOCK_POWER_SAI, 0x0FU);
 8003f8c:	ea40 0705 	orr.w	r7, r0, r5
    uint8_t txbuf[2] = {reg, value};
 8003f90:	f240 450f 	movw	r5, #1039	; 0x40f
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003f94:	aa05      	add	r2, sp, #20
 8003f96:	2302      	movs	r3, #2
 8003f98:	2111      	movs	r1, #17
 8003f9a:	9602      	str	r6, [sp, #8]
 8003f9c:	4813      	ldr	r0, [pc, #76]	; (8003fec <adau1979_set_default_config+0x39c>)
    uint8_t txbuf[2] = {reg, value};
 8003f9e:	f8ad 5014 	strh.w	r5, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003fa2:	e9cd 4400 	strd	r4, r4, [sp]
 8003fa6:	f7fc fddb 	bl	8000b60 <i2cMasterTransmitTimeout>
    uint8_t txbuf[2] = {reg, value};
 8003faa:	f8ad 5014 	strh.w	r5, [sp, #20]
    return i2cMasterTransmitTimeout(audio_i2c, addr, txbuf, sizeof(txbuf), NULL, 0, TIME_MS2I(10));
 8003fae:	4605      	mov	r5, r0
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	aa05      	add	r2, sp, #20
 8003fb4:	2112      	movs	r1, #18
 8003fb6:	433d      	orrs	r5, r7
 8003fb8:	9602      	str	r6, [sp, #8]
 8003fba:	480c      	ldr	r0, [pc, #48]	; (8003fec <adau1979_set_default_config+0x39c>)
 8003fbc:	e9cd 4400 	strd	r4, r4, [sp]
 8003fc0:	f7fc fdce 	bl	8000b60 <i2cMasterTransmitTimeout>
    st |= adau1979_broadcast_write(ADAU1979_REG_MISC_CTRL, ADAU1979_MISC_UNMUTE);
 8003fc4:	ea40 0405 	orr.w	r4, r0, r5
}
 8003fc8:	4620      	mov	r0, r4
 8003fca:	b006      	add	sp, #24
 8003fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd0:	f7fc fb7e 	bl	80006d0 <stGetCounter>
 8003fd4:	eba0 0309 	sub.w	r3, r0, r9
        if (chVTTimeElapsedSinceX(start) >= timeout) {
 8003fd8:	2bc7      	cmp	r3, #199	; 0xc7
 8003fda:	d803      	bhi.n	8003fe4 <adau1979_set_default_config+0x394>
        chThdSleepMilliseconds(1);
 8003fdc:	200a      	movs	r0, #10
 8003fde:	f7ff fab7 	bl	8003550 <chThdSleep>
    while (true) {
 8003fe2:	e6ea      	b.n	8003dba <adau1979_set_default_config+0x16a>
            return MSG_TIMEOUT;
 8003fe4:	f04f 34ff 	mov.w	r4, #4294967295
 8003fe8:	e6d8      	b.n	8003d9c <adau1979_set_default_config+0x14c>
 8003fea:	bf00      	nop
 8003fec:	240010a4 	.word	0x240010a4

08003ff0 <audio_codec_pcm4104_init>:
    /* Si un jour une broche MUTE est ajoute en hardware,
       elle sera configure ici automatiquement. */
    palSetLineMode(AUDIO_HP_MUTE_LINE, PAL_MODE_OUTPUT_PUSHPULL);
    palClearLine(AUDIO_HP_MUTE_LINE); /* Mute par dfaut au boot. */
#endif
}
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
	...

08004000 <audio_codec_pcm4104_set_mute>:
    }
#else
    /* Mute purement logiciel : aucune action hardware */
    (void)mute;
#endif
}
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
	...

08004010 <audio_routes_reset_defaults>:
    audio_control.state.routes[track].gain_main = clamp_0_1(gain_main);
    audio_control.state.routes[track].gain_cue = clamp_0_1(gain_cue);
    chMtxUnlock(&audio_control.lock);
}

static void audio_routes_reset_defaults(void) {
 8004010:	b570      	push	{r4, r5, r6, lr}
    chMtxLock(&audio_control.lock);
 8004012:	4e11      	ldr	r6, [pc, #68]	; (8004058 <audio_routes_reset_defaults+0x48>)
    audio_control.state.master_volume = 1.0f;
    for (uint8_t t = 0U; t < 4U; ++t) {
        audio_control.state.routes[t].gain_main = 1.0f;
        audio_control.state.routes[t].gain_cue = 1.0f;
        audio_control.state.routes[t].to_main = true;
 8004014:	2501      	movs	r5, #1
    chMtxLock(&audio_control.lock);
 8004016:	4630      	mov	r0, r6
 8004018:	f106 0430 	add.w	r4, r6, #48	; 0x30
 800401c:	f7ff fbe0 	bl	80037e0 <chMtxLock>
    audio_control.state.master_volume = 1.0f;
 8004020:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004024:	4633      	mov	r3, r6
        audio_control.state.routes[t].to_cue = false;
 8004026:	2100      	movs	r1, #0
    audio_control.state.master_volume = 1.0f;
 8004028:	6132      	str	r2, [r6, #16]
        audio_control.state.routes[t].gain_main = 1.0f;
 800402a:	615a      	str	r2, [r3, #20]
    for (uint8_t t = 0U; t < 4U; ++t) {
 800402c:	330c      	adds	r3, #12
        audio_control.state.routes[t].gain_cue = 1.0f;
 800402e:	60da      	str	r2, [r3, #12]
        audio_control.state.routes[t].to_main = true;
 8004030:	741d      	strb	r5, [r3, #16]
        audio_control.state.routes[t].to_cue = false;
 8004032:	7459      	strb	r1, [r3, #17]
    for (uint8_t t = 0U; t < 4U; ++t) {
 8004034:	42a3      	cmp	r3, r4
 8004036:	d1f8      	bne.n	800402a <audio_routes_reset_defaults+0x1a>
    }
    audio_control_cached = audio_control.state;
 8004038:	4d08      	ldr	r5, [pc, #32]	; (800405c <audio_routes_reset_defaults+0x4c>)
 800403a:	4c09      	ldr	r4, [pc, #36]	; (8004060 <audio_routes_reset_defaults+0x50>)
 800403c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800403e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004048:	4628      	mov	r0, r5
 800404a:	f850 3940 	ldr.w	r3, [r0], #-64
 800404e:	6023      	str	r3, [r4, #0]
    chMtxUnlock(&audio_control.lock);
}
 8004050:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chMtxUnlock(&audio_control.lock);
 8004054:	f7ff bbd4 	b.w	8003800 <chMtxUnlock>
 8004058:	24002680 	.word	0x24002680
 800405c:	24002690 	.word	0x24002690
 8004060:	240026c4 	.word	0x240026c4
	...

08004070 <audio_dma_sync_mark>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004070:	2330      	movs	r3, #48	; 0x30
        return -threshold + (excess / (1.0f + (excess * excess)));
    }
    return x;
}

static void audio_dma_sync_mark(uint8_t half, uint8_t flag) {
 8004072:	b510      	push	{r4, lr}
 8004074:	f383 8811 	msr	BASEPRI, r3
    chSysLockFromISR();

    if (audio_sync_half != half) {
 8004078:	4c11      	ldr	r4, [pc, #68]	; (80040c0 <audio_dma_sync_mark+0x50>)
 800407a:	7823      	ldrb	r3, [r4, #0]
 800407c:	4283      	cmp	r3, r0
        audio_sync_half = half;
        audio_sync_mask = 0U;
 800407e:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <audio_dma_sync_mark+0x54>)
    if (audio_sync_half != half) {
 8004080:	d002      	beq.n	8004088 <audio_dma_sync_mark+0x18>
        audio_sync_mask = 0U;
 8004082:	2200      	movs	r2, #0
        audio_sync_half = half;
 8004084:	7020      	strb	r0, [r4, #0]
        audio_sync_mask = 0U;
 8004086:	701a      	strb	r2, [r3, #0]
    }

    audio_sync_mask |= flag;
 8004088:	781a      	ldrb	r2, [r3, #0]
 800408a:	4311      	orrs	r1, r2
 800408c:	7019      	strb	r1, [r3, #0]

    if ((audio_sync_mask & (AUDIO_SYNC_FLAG_RX | AUDIO_SYNC_FLAG_TX)) ==
 800408e:	781a      	ldrb	r2, [r3, #0]
 8004090:	f002 0203 	and.w	r2, r2, #3
 8004094:	2a03      	cmp	r2, #3
 8004096:	d003      	beq.n	80040a0 <audio_dma_sync_mark+0x30>
 8004098:	2300      	movs	r3, #0
 800409a:	f383 8811 	msr	BASEPRI, r3
        audio_sync_half = 0xFFU;
        chBSemSignalI(&audio_dma_sem);
    }

    chSysUnlockFromISR();
}
 800409e:	bd10      	pop	{r4, pc}
        audio_in_ready_index = half;
 80040a0:	4909      	ldr	r1, [pc, #36]	; (80040c8 <audio_dma_sync_mark+0x58>)
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {

  chDbgCheckClassI();

  if (bsp->sem.cnt < (cnt_t)1) {
 80040a2:	4a0a      	ldr	r2, [pc, #40]	; (80040cc <audio_dma_sync_mark+0x5c>)
 80040a4:	7008      	strb	r0, [r1, #0]
        audio_out_ready_index = half;
 80040a6:	490a      	ldr	r1, [pc, #40]	; (80040d0 <audio_dma_sync_mark+0x60>)
 80040a8:	7008      	strb	r0, [r1, #0]
        audio_sync_mask = 0U;
 80040aa:	2000      	movs	r0, #0
        audio_sync_half = 0xFFU;
 80040ac:	21ff      	movs	r1, #255	; 0xff
        audio_sync_mask = 0U;
 80040ae:	7018      	strb	r0, [r3, #0]
 80040b0:	6893      	ldr	r3, [r2, #8]
        audio_sync_half = 0xFFU;
 80040b2:	7021      	strb	r1, [r4, #0]
 80040b4:	4283      	cmp	r3, r0
 80040b6:	dcef      	bgt.n	8004098 <audio_dma_sync_mark+0x28>
    chSemSignalI(&bsp->sem);
 80040b8:	4610      	mov	r0, r2
 80040ba:	f7ff fb19 	bl	80036f0 <chSemSignalI>
 80040be:	e7eb      	b.n	8004098 <audio_dma_sync_mark+0x28>
 80040c0:	24000002 	.word	0x24000002
 80040c4:	24002706 	.word	0x24002706
 80040c8:	24000000 	.word	0x24000000
 80040cc:	240026f8 	.word	0x240026f8
 80040d0:	24000001 	.word	0x24000001
	...

080040e0 <audio_dma_tx_cb>:
    }
}

static void audio_dma_tx_cb(void *p, uint32_t flags) {
    (void)p;
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 80040e0:	f011 0f0d 	tst.w	r1, #13
static void audio_dma_tx_cb(void *p, uint32_t flags) {
 80040e4:	b510      	push	{r4, lr}
 80040e6:	460c      	mov	r4, r1
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 80040e8:	d103      	bne.n	80040f2 <audio_dma_tx_cb+0x12>
        chSysHalt("AUDIO DMA ERROR");
    }
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 80040ea:	f014 0f30 	tst.w	r4, #48	; 0x30
 80040ee:	d106      	bne.n	80040fe <audio_dma_tx_cb+0x1e>
        uint8_t half = ((flags & STM32_DMA_ISR_HTIF) != 0U) ? 0U : 1U;
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
    }
}
 80040f0:	bd10      	pop	{r4, pc}
        chSysHalt("AUDIO DMA ERROR");
 80040f2:	4807      	ldr	r0, [pc, #28]	; (8004110 <audio_dma_tx_cb+0x30>)
 80040f4:	f7fe fd84 	bl	8002c00 <chSysHalt>
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 80040f8:	f014 0f30 	tst.w	r4, #48	; 0x30
 80040fc:	d0f8      	beq.n	80040f0 <audio_dma_tx_cb+0x10>
        uint8_t half = ((flags & STM32_DMA_ISR_HTIF) != 0U) ? 0U : 1U;
 80040fe:	f084 0010 	eor.w	r0, r4, #16
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
 8004102:	2102      	movs	r1, #2
 8004104:	f3c0 1000 	ubfx	r0, r0, #4, #1
}
 8004108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_TX);
 800410c:	f7ff bfb0 	b.w	8004070 <audio_dma_sync_mark>
 8004110:	080048bc 	.word	0x080048bc
	...

08004120 <audio_dma_rx_cb>:
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8004120:	f011 0f0d 	tst.w	r1, #13
static void audio_dma_rx_cb(void *p, uint32_t flags) {
 8004124:	b510      	push	{r4, lr}
 8004126:	460c      	mov	r4, r1
    if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF | STM32_DMA_ISR_FEIF)) != 0U) {
 8004128:	d103      	bne.n	8004132 <audio_dma_rx_cb+0x12>
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 800412a:	f014 0f30 	tst.w	r4, #48	; 0x30
 800412e:	d106      	bne.n	800413e <audio_dma_rx_cb+0x1e>
}
 8004130:	bd10      	pop	{r4, pc}
        chSysHalt("AUDIO DMA ERROR");
 8004132:	4807      	ldr	r0, [pc, #28]	; (8004150 <audio_dma_rx_cb+0x30>)
 8004134:	f7fe fd64 	bl	8002c00 <chSysHalt>
    if ((flags & (STM32_DMA_ISR_HTIF | STM32_DMA_ISR_TCIF)) != 0U) {
 8004138:	f014 0f30 	tst.w	r4, #48	; 0x30
 800413c:	d0f8      	beq.n	8004130 <audio_dma_rx_cb+0x10>
        uint8_t half = ((flags & STM32_DMA_ISR_HTIF) != 0U) ? 0U : 1U;
 800413e:	f084 0010 	eor.w	r0, r4, #16
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 8004142:	2101      	movs	r1, #1
 8004144:	f3c0 1000 	ubfx	r0, r0, #4, #1
}
 8004148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        audio_dma_sync_mark(half, AUDIO_SYNC_FLAG_RX);
 800414c:	f7ff bf90 	b.w	8004070 <audio_dma_sync_mark>
 8004150:	080048bc 	.word	0x080048bc
	...

08004160 <drv_audio_init>:
void drv_audio_init(void) {
 8004160:	b538      	push	{r3, r4, r5, lr}
    if (audio_initialized) {
 8004162:	4d1f      	ldr	r5, [pc, #124]	; (80041e0 <drv_audio_init+0x80>)
 8004164:	782b      	ldrb	r3, [r5, #0]
 8004166:	b103      	cbz	r3, 800416a <drv_audio_init+0xa>
}
 8004168:	bd38      	pop	{r3, r4, r5, pc}
  chSemObjectInit(&bsp->sem, taken ? (cnt_t)0 : (cnt_t)1);
 800416a:	2101      	movs	r1, #1
 800416c:	481d      	ldr	r0, [pc, #116]	; (80041e4 <drv_audio_init+0x84>)
 800416e:	f7ff fa8f 	bl	8003690 <chSemObjectInit>
    chMtxObjectInit(&audio_control.lock);
 8004172:	481d      	ldr	r0, [pc, #116]	; (80041e8 <drv_audio_init+0x88>)
 8004174:	f7ff facc 	bl	8003710 <chMtxObjectInit>
    audio_routes_reset_defaults();
 8004178:	f7ff ff4a 	bl	8004010 <audio_routes_reset_defaults>
    msg_t codec_status = adau1979_init();
 800417c:	f7ff fd28 	bl	8003bd0 <adau1979_init>
    if (codec_status != HAL_RET_SUCCESS) {
 8004180:	4604      	mov	r4, r0
 8004182:	b118      	cbz	r0, 800418c <drv_audio_init+0x2c>
        audio_state = AUDIO_FAULT;
 8004184:	4b19      	ldr	r3, [pc, #100]	; (80041ec <drv_audio_init+0x8c>)
 8004186:	2203      	movs	r2, #3
 8004188:	701a      	strb	r2, [r3, #0]
}
 800418a:	bd38      	pop	{r3, r4, r5, pc}
    audio_codec_pcm4104_init();
 800418c:	f7ff ff30 	bl	8003ff0 <audio_codec_pcm4104_init>
    audio_in_ready_index = 0xFFU;
 8004190:	23ff      	movs	r3, #255	; 0xff
 8004192:	4917      	ldr	r1, [pc, #92]	; (80041f0 <drv_audio_init+0x90>)
    audio_out_ready_index = 0xFFU;
 8004194:	4a17      	ldr	r2, [pc, #92]	; (80041f4 <drv_audio_init+0x94>)
    audio_in_ready_index = 0xFFU;
 8004196:	700b      	strb	r3, [r1, #0]
    audio_out_ready_index = 0xFFU;
 8004198:	7013      	strb	r3, [r2, #0]
    audio_sync_mask = 0U;
 800419a:	4917      	ldr	r1, [pc, #92]	; (80041f8 <drv_audio_init+0x98>)
    audio_sync_half = 0xFFU;
 800419c:	4a17      	ldr	r2, [pc, #92]	; (80041fc <drv_audio_init+0x9c>)
    audio_sync_mask = 0U;
 800419e:	700c      	strb	r4, [r1, #0]
    memset((void *)audio_in_buffers, 0, sizeof(audio_in_buffers));
 80041a0:	4621      	mov	r1, r4
    audio_sync_half = 0xFFU;
 80041a2:	7013      	strb	r3, [r2, #0]
    memset((void *)audio_in_buffers, 0, sizeof(audio_in_buffers));
 80041a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041a8:	4815      	ldr	r0, [pc, #84]	; (8004200 <drv_audio_init+0xa0>)
 80041aa:	f000 f9b3 	bl	8004514 <memset>
    memset((void *)audio_out_buffers, 0, sizeof(audio_out_buffers));
 80041ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041b2:	4621      	mov	r1, r4
 80041b4:	4813      	ldr	r0, [pc, #76]	; (8004204 <drv_audio_init+0xa4>)
 80041b6:	f000 f9ad 	bl	8004514 <memset>
    memset((void *)spi_in_buffers, 0, sizeof(spi_in_buffers));
 80041ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041be:	4621      	mov	r1, r4
 80041c0:	4811      	ldr	r0, [pc, #68]	; (8004208 <drv_audio_init+0xa8>)
 80041c2:	f000 f9a7 	bl	8004514 <memset>
    memset((void *)spi_out_buffers, 0, sizeof(spi_out_buffers));
 80041c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041ca:	4621      	mov	r1, r4
 80041cc:	480f      	ldr	r0, [pc, #60]	; (800420c <drv_audio_init+0xac>)
 80041ce:	f000 f9a1 	bl	8004514 <memset>
    audio_routes_reset_defaults();
 80041d2:	f7ff ff1d 	bl	8004010 <audio_routes_reset_defaults>
    audio_state = AUDIO_READY;
 80041d6:	2301      	movs	r3, #1
 80041d8:	4a04      	ldr	r2, [pc, #16]	; (80041ec <drv_audio_init+0x8c>)
    audio_initialized = true;
 80041da:	702b      	strb	r3, [r5, #0]
    audio_state = AUDIO_READY;
 80041dc:	7013      	strb	r3, [r2, #0]
}
 80041de:	bd38      	pop	{r3, r4, r5, pc}
 80041e0:	24002704 	.word	0x24002704
 80041e4:	240026f8 	.word	0x240026f8
 80041e8:	24002680 	.word	0x24002680
 80041ec:	24002705 	.word	0x24002705
 80041f0:	24000000 	.word	0x24000000
 80041f4:	24000001 	.word	0x24000001
 80041f8:	24002706 	.word	0x24002706
 80041fc:	24000002 	.word	0x24000002
 8004200:	24000020 	.word	0x24000020
 8004204:	24000420 	.word	0x24000420
 8004208:	24000820 	.word	0x24000820
 800420c:	24000c20 	.word	0x24000c20

08004210 <drv_audio_start>:
void drv_audio_start(void) {
 8004210:	b570      	push	{r4, r5, r6, lr}
    if (audio_state == AUDIO_RUNNING) {
 8004212:	4d3f      	ldr	r5, [pc, #252]	; (8004310 <drv_audio_start+0x100>)
void drv_audio_start(void) {
 8004214:	b082      	sub	sp, #8
    if (audio_state == AUDIO_RUNNING) {
 8004216:	782b      	ldrb	r3, [r5, #0]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d00f      	beq.n	800423c <drv_audio_start+0x2c>
    if (!audio_initialized) {
 800421c:	4a3d      	ldr	r2, [pc, #244]	; (8004314 <drv_audio_start+0x104>)
 800421e:	7812      	ldrb	r2, [r2, #0]
 8004220:	2a00      	cmp	r2, #0
 8004222:	d066      	beq.n	80042f2 <drv_audio_start+0xe2>
    if (audio_state == AUDIO_FAULT) {
 8004224:	2b03      	cmp	r3, #3
        audio_codec_pcm4104_set_mute(true);
 8004226:	f04f 0001 	mov.w	r0, #1
    if (audio_state == AUDIO_FAULT) {
 800422a:	d05d      	beq.n	80042e8 <drv_audio_start+0xd8>
    audio_codec_pcm4104_set_mute(true);
 800422c:	f7ff fee8 	bl	8004000 <audio_codec_pcm4104_set_mute>
    msg_t codec_status = adau1979_set_default_config();
 8004230:	f7ff fd0e 	bl	8003c50 <adau1979_set_default_config>
    if (codec_status != HAL_RET_SUCCESS) {
 8004234:	4604      	mov	r4, r0
 8004236:	b118      	cbz	r0, 8004240 <drv_audio_start+0x30>
        audio_state = AUDIO_FAULT;
 8004238:	2303      	movs	r3, #3
 800423a:	702b      	strb	r3, [r5, #0]
}
 800423c:	b002      	add	sp, #8
 800423e:	bd70      	pop	{r4, r5, r6, pc}
    audio_in_ready_index = 0xFFU;
 8004240:	23ff      	movs	r3, #255	; 0xff
 8004242:	4a35      	ldr	r2, [pc, #212]	; (8004318 <drv_audio_start+0x108>)
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 8004244:	4e35      	ldr	r6, [pc, #212]	; (800431c <drv_audio_start+0x10c>)
 8004246:	2102      	movs	r1, #2
    audio_in_ready_index = 0xFFU;
 8004248:	7013      	strb	r3, [r2, #0]
    audio_out_ready_index = 0xFFU;
 800424a:	4a35      	ldr	r2, [pc, #212]	; (8004320 <drv_audio_start+0x110>)
 800424c:	7013      	strb	r3, [r2, #0]
    audio_sync_mask = 0U;
 800424e:	4a35      	ldr	r2, [pc, #212]	; (8004324 <drv_audio_start+0x114>)
 8004250:	7010      	strb	r0, [r2, #0]
    audio_sync_half = 0xFFU;
 8004252:	4a35      	ldr	r2, [pc, #212]	; (8004328 <drv_audio_start+0x118>)
 8004254:	7013      	strb	r3, [r2, #0]
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 8004256:	4603      	mov	r3, r0
 8004258:	4a34      	ldr	r2, [pc, #208]	; (800432c <drv_audio_start+0x11c>)
 800425a:	f7fd fc31 	bl	8001ac0 <dmaStreamAlloc>
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 800425e:	4623      	mov	r3, r4
 8004260:	4c33      	ldr	r4, [pc, #204]	; (8004330 <drv_audio_start+0x120>)
 8004262:	2102      	movs	r1, #2
 8004264:	4a33      	ldr	r2, [pc, #204]	; (8004334 <drv_audio_start+0x124>)
    sai_rx_dma = dmaStreamAlloc(AUDIO_SAI_RX_DMA_STREAM,
 8004266:	6030      	str	r0, [r6, #0]
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 8004268:	2001      	movs	r0, #1
 800426a:	f7fd fc29 	bl	8001ac0 <dmaStreamAlloc>
    dmaSetRequestSource(sai_rx_dma, AUDIO_SAI_RX_DMA_REQUEST);
 800426e:	2157      	movs	r1, #87	; 0x57
    sai_tx_dma = dmaStreamAlloc(AUDIO_SAI_TX_DMA_STREAM,
 8004270:	6020      	str	r0, [r4, #0]
    dmaSetRequestSource(sai_rx_dma, AUDIO_SAI_RX_DMA_REQUEST);
 8004272:	6830      	ldr	r0, [r6, #0]
 8004274:	f7fd fc34 	bl	8001ae0 <dmaSetRequestSource>
    dmaSetRequestSource(sai_tx_dma, AUDIO_SAI_TX_DMA_REQUEST);
 8004278:	6820      	ldr	r0, [r4, #0]
 800427a:	2156      	movs	r1, #86	; 0x56
 800427c:	f7fd fc30 	bl	8001ae0 <dmaSetRequestSource>
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 8004280:	6831      	ldr	r1, [r6, #0]
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 8004282:	6822      	ldr	r2, [r4, #0]
    dmaStreamSetTransactionSize(sai_rx_dma, AUDIO_DMA_IN_SAMPLES);
 8004284:	f44f 7080 	mov.w	r0, #256	; 0x100
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 8004288:	6809      	ldr	r1, [r1, #0]
 800428a:	4c2b      	ldr	r4, [pc, #172]	; (8004338 <drv_audio_start+0x128>)
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 800428c:	6812      	ldr	r2, [r2, #0]
    dmaStreamSetMemory0(sai_rx_dma, (void *)audio_in_buffers);
 800428e:	4b2b      	ldr	r3, [pc, #172]	; (800433c <drv_audio_start+0x12c>)
    dmaStreamSetPeripheral(sai_rx_dma, &AUDIO_SAI_RX_BLOCK->DR);
 8004290:	608c      	str	r4, [r1, #8]
    dmaStreamSetMode(sai_rx_dma, rx_mode);
 8004292:	4c2b      	ldr	r4, [pc, #172]	; (8004340 <drv_audio_start+0x130>)
    dmaStreamSetMemory0(sai_rx_dma, (void *)audio_in_buffers);
 8004294:	60cb      	str	r3, [r1, #12]
    dmaStreamSetMemory0(sai_tx_dma, (void *)audio_out_buffers);
 8004296:	f503 6380 	add.w	r3, r3, #1024	; 0x400
    dmaStreamSetTransactionSize(sai_rx_dma, AUDIO_DMA_IN_SAMPLES);
 800429a:	6048      	str	r0, [r1, #4]
    dmaStreamSetMode(sai_rx_dma, rx_mode);
 800429c:	600c      	str	r4, [r1, #0]
    dmaStreamSetPeripheral(sai_tx_dma, &AUDIO_SAI_TX_BLOCK->DR);
 800429e:	4c29      	ldr	r4, [pc, #164]	; (8004344 <drv_audio_start+0x134>)
 80042a0:	6094      	str	r4, [r2, #8]
    dmaStreamSetMemory0(sai_tx_dma, (void *)audio_out_buffers);
 80042a2:	60d3      	str	r3, [r2, #12]
    dmaStreamSetMode(sai_tx_dma, tx_mode);
 80042a4:	4b28      	ldr	r3, [pc, #160]	; (8004348 <drv_audio_start+0x138>)
    dmaStreamSetTransactionSize(sai_tx_dma, AUDIO_DMA_OUT_SAMPLES);
 80042a6:	6050      	str	r0, [r2, #4]
    dmaStreamSetMode(sai_tx_dma, tx_mode);
 80042a8:	6013      	str	r3, [r2, #0]
    dmaStreamEnable(sai_rx_dma);
 80042aa:	6808      	ldr	r0, [r1, #0]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 80042ac:	4b27      	ldr	r3, [pc, #156]	; (800434c <drv_audio_start+0x13c>)
    dmaStreamEnable(sai_rx_dma);
 80042ae:	f040 0001 	orr.w	r0, r0, #1
    if (audio_thread == NULL) {
 80042b2:	4c27      	ldr	r4, [pc, #156]	; (8004350 <drv_audio_start+0x140>)
    dmaStreamEnable(sai_rx_dma);
 80042b4:	6008      	str	r0, [r1, #0]
    dmaStreamEnable(sai_tx_dma);
 80042b6:	6811      	ldr	r1, [r2, #0]
 80042b8:	f041 0101 	orr.w	r1, r1, #1
 80042bc:	6011      	str	r1, [r2, #0]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 80042be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    if (audio_thread == NULL) {
 80042c0:	6821      	ldr	r1, [r4, #0]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 80042c2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80042c6:	625a      	str	r2, [r3, #36]	; 0x24
    AUDIO_SAI_TX_BLOCK->CR1 |= SAI_xCR1_DMAEN;
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80042ce:	605a      	str	r2, [r3, #4]
    AUDIO_SAI_RX_BLOCK->CR1 |= SAI_xCR1_SAIEN;
 80042d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042d2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042d6:	625a      	str	r2, [r3, #36]	; 0x24
    AUDIO_SAI_TX_BLOCK->CR1 |= SAI_xCR1_SAIEN;
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042de:	605a      	str	r2, [r3, #4]
    if (audio_thread == NULL) {
 80042e0:	b159      	cbz	r1, 80042fa <drv_audio_start+0xea>
    audio_state = AUDIO_RUNNING;
 80042e2:	2302      	movs	r3, #2
    audio_codec_pcm4104_set_mute(false);
 80042e4:	2000      	movs	r0, #0
    audio_state = AUDIO_RUNNING;
 80042e6:	702b      	strb	r3, [r5, #0]
}
 80042e8:	b002      	add	sp, #8
 80042ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    audio_codec_pcm4104_set_mute(false);
 80042ee:	f7ff be87 	b.w	8004000 <audio_codec_pcm4104_set_mute>
        drv_audio_init();
 80042f2:	f7ff ff35 	bl	8004160 <drv_audio_init>
    if (audio_state == AUDIO_FAULT) {
 80042f6:	782b      	ldrb	r3, [r5, #0]
 80042f8:	e794      	b.n	8004224 <drv_audio_start+0x14>
        audio_thread = chThdCreateStatic(audioThreadWA,
 80042fa:	9100      	str	r1, [sp, #0]
 80042fc:	22fe      	movs	r2, #254	; 0xfe
 80042fe:	4b15      	ldr	r3, [pc, #84]	; (8004354 <drv_audio_start+0x144>)
 8004300:	f44f 6124 	mov.w	r1, #2624	; 0xa40
 8004304:	4814      	ldr	r0, [pc, #80]	; (8004358 <drv_audio_start+0x148>)
 8004306:	f7ff f8a3 	bl	8003450 <chThdCreateStatic>
 800430a:	6020      	str	r0, [r4, #0]
 800430c:	e7e9      	b.n	80042e2 <drv_audio_start+0xd2>
 800430e:	bf00      	nop
 8004310:	24002705 	.word	0x24002705
 8004314:	24002704 	.word	0x24002704
 8004318:	24000000 	.word	0x24000000
 800431c:	2400270c 	.word	0x2400270c
 8004320:	24000001 	.word	0x24000001
 8004324:	24002706 	.word	0x24002706
 8004328:	24000002 	.word	0x24000002
 800432c:	08004121 	.word	0x08004121
 8004330:	24002710 	.word	0x24002710
 8004334:	080040e1 	.word	0x080040e1
 8004338:	40015840 	.word	0x40015840
 800433c:	24000020 	.word	0x24000020
 8004340:	00025518 	.word	0x00025518
 8004344:	40015820 	.word	0x40015820
 8004348:	00025558 	.word	0x00025558
 800434c:	40015800 	.word	0x40015800
 8004350:	24002708 	.word	0x24002708
 8004354:	08004361 	.word	0x08004361
 8004358:	24001c40 	.word	0x24001c40
 800435c:	00000000 	.word	0x00000000

08004360 <audioThread>:
static THD_FUNCTION(audioThread, arg) {
 8004360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8004364:	4e5d      	ldr	r6, [pc, #372]	; (80044dc <audioThread+0x17c>)
 8004366:	b091      	sub	sp, #68	; 0x44
 8004368:	495d      	ldr	r1, [pc, #372]	; (80044e0 <audioThread+0x180>)
 800436a:	68f3      	ldr	r3, [r6, #12]
    while (!chThdShouldTerminateX()) {
 800436c:	f993 201d 	ldrsb.w	r2, [r3, #29]
 8004370:	6219      	str	r1, [r3, #32]
 8004372:	2a00      	cmp	r2, #0
 8004374:	f2c0 80a3 	blt.w	80044be <audioThread+0x15e>
        const int32_t *in_buf = (const int32_t *)audio_in_buffers[in_idx];
 8004378:	f8df 8168 	ldr.w	r8, [pc, #360]	; 80044e4 <audioThread+0x184>
 800437c:	4d5a      	ldr	r5, [pc, #360]	; (80044e8 <audioThread+0x188>)
  return chSemWait(&bsp->sem);
 800437e:	4f5b      	ldr	r7, [pc, #364]	; (80044ec <audioThread+0x18c>)
        int32_t *out_buf = (int32_t *)audio_out_buffers[out_idx];
 8004380:	f508 6980 	add.w	r9, r8, #1024	; 0x400
 8004384:	4638      	mov	r0, r7
 8004386:	f7ff f98b 	bl	80036a0 <chSemWait>
 800438a:	2330      	movs	r3, #48	; 0x30
 800438c:	f383 8811 	msr	BASEPRI, r3
        if (audio_in_ready_index == 0xFFU || audio_out_ready_index == 0xFFU) {
 8004390:	782b      	ldrb	r3, [r5, #0]
 8004392:	2bff      	cmp	r3, #255	; 0xff
 8004394:	f000 8096 	beq.w	80044c4 <audioThread+0x164>
 8004398:	4b55      	ldr	r3, [pc, #340]	; (80044f0 <audioThread+0x190>)
 800439a:	781a      	ldrb	r2, [r3, #0]
 800439c:	2aff      	cmp	r2, #255	; 0xff
 800439e:	f000 8091 	beq.w	80044c4 <audioThread+0x164>
        in_idx = audio_in_ready_index;
 80043a2:	f895 a000 	ldrb.w	sl, [r5]
        audio_in_ready_index = 0xFFU;
 80043a6:	21ff      	movs	r1, #255	; 0xff
        out_idx = audio_out_ready_index;
 80043a8:	781a      	ldrb	r2, [r3, #0]
 80043aa:	2000      	movs	r0, #0
        audio_in_ready_index = 0xFFU;
 80043ac:	7029      	strb	r1, [r5, #0]
        in_idx = audio_in_ready_index;
 80043ae:	fa5f fa8a 	uxtb.w	sl, sl
        out_idx = audio_out_ready_index;
 80043b2:	b2d2      	uxtb	r2, r2
        audio_out_ready_index = 0xFFU;
 80043b4:	7019      	strb	r1, [r3, #0]
 80043b6:	f380 8811 	msr	BASEPRI, r0
        const int32_t *in_buf = (const int32_t *)audio_in_buffers[in_idx];
 80043ba:	eb08 2a4a 	add.w	sl, r8, sl, lsl #9
        int32_t *out_buf = (int32_t *)audio_out_buffers[out_idx];
 80043be:	eb09 2442 	add.w	r4, r9, r2, lsl #9
    uintptr_t end = (a + bytes + 31U) & ~((uintptr_t)32U - 1U);
 80043c2:	f20a 221f 	addw	r2, sl, #543	; 0x21f
    uintptr_t a = (uintptr_t)addr;
 80043c6:	4653      	mov	r3, sl
    uintptr_t end = (a + bytes + 31U) & ~((uintptr_t)32U - 1U);
 80043c8:	f022 021f 	bic.w	r2, r2, #31
    SCB_InvalidateDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
 80043cc:	eba2 020a 	sub.w	r2, r2, sl
  __ASM volatile ("dsb 0xF":::"memory");
 80043d0:	f3bf 8f4f 	dsb	sy
    uint32_t op_addr = (uint32_t)addr;
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
 80043d4:	4282      	cmp	r2, r0
 80043d6:	dd0b      	ble.n	80043f0 <audioThread+0x90>
 80043d8:	3a01      	subs	r2, #1
 80043da:	f10a 0020 	add.w	r0, sl, #32
      SCB->DCIMVAC = op_addr;
 80043de:	4945      	ldr	r1, [pc, #276]	; (80044f4 <audioThread+0x194>)
 80043e0:	f022 021f 	bic.w	r2, r2, #31
 80043e4:	4402      	add	r2, r0
 80043e6:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 80043ea:	3320      	adds	r3, #32
    while (op_size > 0) {
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d1fa      	bne.n	80043e6 <audioThread+0x86>
 80043f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80043f4:	f3bf 8f6f 	isb	sy
        if (spilink_pull_cb != NULL) {
 80043f8:	4b3f      	ldr	r3, [pc, #252]	; (80044f8 <audioThread+0x198>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d065      	beq.n	80044cc <audioThread+0x16c>
            spilink_pull_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_in_buffers, frames);
 8004400:	2110      	movs	r1, #16
 8004402:	483e      	ldr	r0, [pc, #248]	; (80044fc <audioThread+0x19c>)
 8004404:	4798      	blx	r3
    chMtxLock(&audio_control.lock);
 8004406:	483e      	ldr	r0, [pc, #248]	; (8004500 <audioThread+0x1a0>)
    *dst = audio_control.state;
 8004408:	f10d 0b0c 	add.w	fp, sp, #12
    chMtxLock(&audio_control.lock);
 800440c:	f7ff f9e8 	bl	80037e0 <chMtxLock>
    *dst = audio_control.state;
 8004410:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 8004504 <audioThread+0x1a4>
 8004414:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004418:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 800441c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004420:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 8004424:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004428:	e8ab 000f 	stmia.w	fp!, {r0, r1, r2, r3}
 800442c:	4660      	mov	r0, ip
 800442e:	f850 3940 	ldr.w	r3, [r0], #-64
 8004432:	f8cb 3000 	str.w	r3, [fp]
    chMtxUnlock(&audio_control.lock);
 8004436:	f7ff f9e3 	bl	8003800 <chMtxUnlock>
        audio_control_cached = ctrl_snapshot;
 800443a:	f10d 0e0c 	add.w	lr, sp, #12
        drv_audio_process_block(in_buf,
 800443e:	2310      	movs	r3, #16
        audio_control_cached = ctrl_snapshot;
 8004440:	f8db b000 	ldr.w	fp, [fp]
 8004444:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8004508 <audioThread+0x1a8>
        drv_audio_process_block(in_buf,
 8004448:	9300      	str	r3, [sp, #0]
        audio_control_cached = ctrl_snapshot;
 800444a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800444e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8004452:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8004456:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800445a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800445e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
        drv_audio_process_block(in_buf,
 8004462:	4b2a      	ldr	r3, [pc, #168]	; (800450c <audioThread+0x1ac>)
 8004464:	4622      	mov	r2, r4
 8004466:	4650      	mov	r0, sl
        audio_control_cached = ctrl_snapshot;
 8004468:	f8cc b000 	str.w	fp, [ip]
        drv_audio_process_block(in_buf,
 800446c:	f5a3 6180 	sub.w	r1, r3, #1024	; 0x400
 8004470:	f7ff fb4e 	bl	8003b10 <drv_audio_process_block>
    uintptr_t end = (a + bytes + 31U) & ~((uintptr_t)32U - 1U);
 8004474:	f204 231f 	addw	r3, r4, #543	; 0x21f
 8004478:	f023 031f 	bic.w	r3, r3, #31
    SCB_CleanDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
 800447c:	1b1b      	subs	r3, r3, r4
  __ASM volatile ("dsb 0xF":::"memory");
 800447e:	f3bf 8f4f 	dsb	sy
    uint32_t op_addr = (uint32_t) addr;
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
 8004482:	2b00      	cmp	r3, #0
 8004484:	dd0b      	ble.n	800449e <audioThread+0x13e>
 8004486:	3b01      	subs	r3, #1
 8004488:	f104 0020 	add.w	r0, r4, #32
      SCB->DCCMVAC = op_addr;
 800448c:	4919      	ldr	r1, [pc, #100]	; (80044f4 <audioThread+0x194>)
 800448e:	f023 031f 	bic.w	r3, r3, #31
 8004492:	4403      	add	r3, r0
 8004494:	f8c1 4268 	str.w	r4, [r1, #616]	; 0x268
      op_addr += (uint32_t)linesize;
 8004498:	3420      	adds	r4, #32
    while (op_size > 0) {
 800449a:	429c      	cmp	r4, r3
 800449c:	d1fa      	bne.n	8004494 <audioThread+0x134>
 800449e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80044a2:	f3bf 8f6f 	isb	sy
        if (spilink_push_cb != NULL) {
 80044a6:	4b1a      	ldr	r3, [pc, #104]	; (8004510 <audioThread+0x1b0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	b113      	cbz	r3, 80044b2 <audioThread+0x152>
            spilink_push_cb((int32_t (*)[AUDIO_FRAMES_PER_BUFFER][4])spi_out_buffers, frames);
 80044ac:	2110      	movs	r1, #16
 80044ae:	4817      	ldr	r0, [pc, #92]	; (800450c <audioThread+0x1ac>)
 80044b0:	4798      	blx	r3
  return (bool)((chThdGetSelfX()->flags & CH_FLAGS_TERMINATE) != (tmode_t)0);
 80044b2:	68f3      	ldr	r3, [r6, #12]
    while (!chThdShouldTerminateX()) {
 80044b4:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f6bf af63 	bge.w	8004384 <audioThread+0x24>
}
 80044be:	b011      	add	sp, #68	; 0x44
 80044c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80044c4:	2300      	movs	r3, #0
 80044c6:	f383 8811 	msr	BASEPRI, r3
            continue;
 80044ca:	e7f2      	b.n	80044b2 <audioThread+0x152>
            memset((void *)spi_in_buffers, 0, sizeof(spi_in_buffers));
 80044cc:	4619      	mov	r1, r3
 80044ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044d2:	480a      	ldr	r0, [pc, #40]	; (80044fc <audioThread+0x19c>)
 80044d4:	f000 f81e 	bl	8004514 <memset>
 80044d8:	e795      	b.n	8004406 <audioThread+0xa6>
 80044da:	bf00      	nop
 80044dc:	240011b0 	.word	0x240011b0
 80044e0:	080048cc 	.word	0x080048cc
 80044e4:	24000020 	.word	0x24000020
 80044e8:	24000000 	.word	0x24000000
 80044ec:	240026f8 	.word	0x240026f8
 80044f0:	24000001 	.word	0x24000001
 80044f4:	e000ed00 	.word	0xe000ed00
 80044f8:	24002714 	.word	0x24002714
 80044fc:	24000820 	.word	0x24000820
 8004500:	24002680 	.word	0x24002680
 8004504:	24002690 	.word	0x24002690
 8004508:	240026c4 	.word	0x240026c4
 800450c:	24000c20 	.word	0x24000c20
 8004510:	24002718 	.word	0x24002718

08004514 <memset>:
 8004514:	0783      	lsls	r3, r0, #30
 8004516:	b530      	push	{r4, r5, lr}
 8004518:	d048      	beq.n	80045ac <memset+0x98>
 800451a:	1e54      	subs	r4, r2, #1
 800451c:	2a00      	cmp	r2, #0
 800451e:	d03f      	beq.n	80045a0 <memset+0x8c>
 8004520:	b2ca      	uxtb	r2, r1
 8004522:	4603      	mov	r3, r0
 8004524:	e001      	b.n	800452a <memset+0x16>
 8004526:	3c01      	subs	r4, #1
 8004528:	d33a      	bcc.n	80045a0 <memset+0x8c>
 800452a:	f803 2b01 	strb.w	r2, [r3], #1
 800452e:	079d      	lsls	r5, r3, #30
 8004530:	d1f9      	bne.n	8004526 <memset+0x12>
 8004532:	2c03      	cmp	r4, #3
 8004534:	d92d      	bls.n	8004592 <memset+0x7e>
 8004536:	b2cd      	uxtb	r5, r1
 8004538:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800453c:	2c0f      	cmp	r4, #15
 800453e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004542:	d936      	bls.n	80045b2 <memset+0x9e>
 8004544:	f1a4 0210 	sub.w	r2, r4, #16
 8004548:	f022 0c0f 	bic.w	ip, r2, #15
 800454c:	f103 0e20 	add.w	lr, r3, #32
 8004550:	44e6      	add	lr, ip
 8004552:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8004556:	f103 0210 	add.w	r2, r3, #16
 800455a:	e942 5504 	strd	r5, r5, [r2, #-16]
 800455e:	e942 5502 	strd	r5, r5, [r2, #-8]
 8004562:	3210      	adds	r2, #16
 8004564:	4572      	cmp	r2, lr
 8004566:	d1f8      	bne.n	800455a <memset+0x46>
 8004568:	f10c 0201 	add.w	r2, ip, #1
 800456c:	f014 0f0c 	tst.w	r4, #12
 8004570:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8004574:	f004 0c0f 	and.w	ip, r4, #15
 8004578:	d013      	beq.n	80045a2 <memset+0x8e>
 800457a:	f1ac 0304 	sub.w	r3, ip, #4
 800457e:	f023 0303 	bic.w	r3, r3, #3
 8004582:	3304      	adds	r3, #4
 8004584:	4413      	add	r3, r2
 8004586:	f842 5b04 	str.w	r5, [r2], #4
 800458a:	4293      	cmp	r3, r2
 800458c:	d1fb      	bne.n	8004586 <memset+0x72>
 800458e:	f00c 0403 	and.w	r4, ip, #3
 8004592:	b12c      	cbz	r4, 80045a0 <memset+0x8c>
 8004594:	b2c9      	uxtb	r1, r1
 8004596:	441c      	add	r4, r3
 8004598:	f803 1b01 	strb.w	r1, [r3], #1
 800459c:	429c      	cmp	r4, r3
 800459e:	d1fb      	bne.n	8004598 <memset+0x84>
 80045a0:	bd30      	pop	{r4, r5, pc}
 80045a2:	4664      	mov	r4, ip
 80045a4:	4613      	mov	r3, r2
 80045a6:	2c00      	cmp	r4, #0
 80045a8:	d1f4      	bne.n	8004594 <memset+0x80>
 80045aa:	e7f9      	b.n	80045a0 <memset+0x8c>
 80045ac:	4603      	mov	r3, r0
 80045ae:	4614      	mov	r4, r2
 80045b0:	e7bf      	b.n	8004532 <memset+0x1e>
 80045b2:	461a      	mov	r2, r3
 80045b4:	46a4      	mov	ip, r4
 80045b6:	e7e0      	b.n	800457a <memset+0x66>
