// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s_HH_
#define _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<8> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<8> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<8> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<8> > res_V_data_V_din;
    sc_in< sc_logic > res_V_data_V_full_n;
    sc_out< sc_logic > res_V_data_V_write;


    // Module declarations
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s);

    ~pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln106_reg_726;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln106_reg_726_pp0_iter3_reg;
    sc_signal< sc_lv<10> > indvar_flatten_reg_193;
    sc_signal< sc_lv<1> > icmp_ln106_fu_301_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op18;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln106_reg_726_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_726_pp0_iter2_reg;
    sc_signal< sc_lv<10> > add_ln106_fu_307_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_735;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_740;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_745;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_750;
    sc_signal< sc_lv<14> > add_ln415_fu_403_p2;
    sc_signal< sc_lv<14> > add_ln415_reg_755;
    sc_signal< sc_lv<14> > add_ln415_21_fu_439_p2;
    sc_signal< sc_lv<14> > add_ln415_21_reg_760;
    sc_signal< sc_lv<14> > add_ln1192_36_fu_463_p2;
    sc_signal< sc_lv<14> > add_ln1192_36_reg_765;
    sc_signal< sc_lv<8> > p_Val2_1_fu_528_p2;
    sc_signal< sc_lv<8> > p_Val2_1_reg_770;
    sc_signal< sc_lv<1> > and_ln781_fu_636_p2;
    sc_signal< sc_lv<1> > and_ln781_reg_776;
    sc_signal< sc_lv<1> > xor_ln785_6_fu_654_p2;
    sc_signal< sc_lv<1> > xor_ln785_6_reg_781;
    sc_signal< sc_lv<1> > and_ln786_fu_666_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_786;
    sc_signal< sc_lv<1> > underflow_fu_684_p2;
    sc_signal< sc_lv<1> > underflow_reg_791;
    sc_signal< sc_lv<1> > or_ln340_3_fu_690_p2;
    sc_signal< sc_lv<1> > or_ln340_3_reg_796;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > mul_ln1118_15_fu_204_p1;
    sc_signal< sc_lv<8> > mul_ln1118_fu_205_p1;
    sc_signal< sc_lv<8> > mul_ln1118_16_fu_206_p1;
    sc_signal< sc_lv<8> > mul_ln1118_14_fu_207_p1;
    sc_signal< sc_lv<15> > mul_ln1118_fu_205_p2;
    sc_signal< sc_lv<13> > trunc_ln_fu_333_p4;
    sc_signal< sc_lv<14> > mul_ln1118_14_fu_207_p2;
    sc_signal< sc_lv<12> > trunc_ln708_s_fu_351_p4;
    sc_signal< sc_lv<15> > mul_ln1118_15_fu_204_p2;
    sc_signal< sc_lv<13> > trunc_ln708_35_fu_377_p4;
    sc_signal< sc_lv<1> > tmp_89_fu_391_p3;
    sc_signal< sc_lv<14> > zext_ln415_fu_399_p1;
    sc_signal< sc_lv<14> > sext_ln415_32_fu_387_p1;
    sc_signal< sc_lv<15> > mul_ln1118_16_fu_206_p2;
    sc_signal< sc_lv<13> > trunc_ln708_36_fu_413_p4;
    sc_signal< sc_lv<1> > tmp_90_fu_427_p3;
    sc_signal< sc_lv<14> > zext_ln415_21_fu_435_p1;
    sc_signal< sc_lv<14> > sext_ln415_34_fu_423_p1;
    sc_signal< sc_lv<14> > sext_ln415_fu_361_p1;
    sc_signal< sc_lv<14> > sext_ln1118_32_fu_343_p1;
    sc_signal< sc_lv<1> > tmp_fu_365_p3;
    sc_signal< sc_lv<8> > or_ln_fu_451_p3;
    sc_signal< sc_lv<14> > add_ln1192_fu_445_p2;
    sc_signal< sc_lv<14> > zext_ln1192_fu_459_p1;
    sc_signal< sc_lv<15> > sext_ln1192_fu_475_p1;
    sc_signal< sc_lv<15> > sext_ln415_33_fu_469_p1;
    sc_signal< sc_lv<15> > sext_ln48_fu_472_p1;
    sc_signal< sc_lv<15> > acc_0_V_fu_478_p2;
    sc_signal< sc_lv<15> > acc_0_V_3_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_93_fu_516_p3;
    sc_signal< sc_lv<8> > zext_ln415_22_fu_524_p1;
    sc_signal< sc_lv<8> > p_Val2_s_fu_498_p4;
    sc_signal< sc_lv<1> > tmp_94_fu_534_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_508_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_542_p2;
    sc_signal< sc_lv<2> > tmp_96_fu_562_p4;
    sc_signal< sc_lv<3> > tmp_97_fu_578_p4;
    sc_signal< sc_lv<1> > carry_1_fu_548_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_588_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_594_p2;
    sc_signal< sc_lv<1> > tmp_98_fu_608_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_572_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_616_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_622_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_600_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_554_p3;
    sc_signal< sc_lv<1> > xor_ln785_5_fu_642_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_490_p3;
    sc_signal< sc_lv<1> > or_ln785_3_fu_648_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_628_p3;
    sc_signal< sc_lv<1> > or_ln786_fu_672_p2;
    sc_signal< sc_lv<1> > xor_ln786_fu_678_p2;
    sc_signal< sc_lv<1> > overflow_fu_660_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_696_p2;
    sc_signal< sc_lv<1> > or_ln340_24_fu_700_p2;
    sc_signal< sc_lv<8> > select_ln340_fu_705_p3;
    sc_signal< sc_lv<8> > select_ln388_fu_711_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<15> ap_const_lv15_2F;
    static const sc_lv<15> ap_const_lv15_2C;
    static const sc_lv<15> ap_const_lv15_7FD6;
    static const sc_lv<14> ap_const_lv14_15;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_588_p2();
    void thread_Range1_all_zeros_fu_594_p2();
    void thread_Range2_all_ones_fu_572_p2();
    void thread_acc_0_V_3_fu_484_p2();
    void thread_acc_0_V_fu_478_p2();
    void thread_add_ln106_fu_307_p2();
    void thread_add_ln1192_36_fu_463_p2();
    void thread_add_ln1192_fu_445_p2();
    void thread_add_ln415_21_fu_439_p2();
    void thread_add_ln415_fu_403_p2();
    void thread_and_ln779_fu_622_p2();
    void thread_and_ln781_fu_636_p2();
    void thread_and_ln786_fu_666_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_carry_1_fu_548_p2();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_deleted_ones_fu_628_p3();
    void thread_deleted_zeros_fu_600_p3();
    void thread_icmp_ln106_fu_301_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op18();
    void thread_mul_ln1118_14_fu_207_p1();
    void thread_mul_ln1118_14_fu_207_p2();
    void thread_mul_ln1118_15_fu_204_p1();
    void thread_mul_ln1118_15_fu_204_p2();
    void thread_mul_ln1118_16_fu_206_p1();
    void thread_mul_ln1118_16_fu_206_p2();
    void thread_mul_ln1118_fu_205_p1();
    void thread_mul_ln1118_fu_205_p2();
    void thread_or_ln340_24_fu_700_p2();
    void thread_or_ln340_3_fu_690_p2();
    void thread_or_ln340_fu_696_p2();
    void thread_or_ln785_3_fu_648_p2();
    void thread_or_ln786_fu_672_p2();
    void thread_or_ln_fu_451_p3();
    void thread_overflow_fu_660_p2();
    void thread_p_Result_1_fu_508_p3();
    void thread_p_Result_2_fu_554_p3();
    void thread_p_Result_s_fu_490_p3();
    void thread_p_Val2_1_fu_528_p2();
    void thread_p_Val2_s_fu_498_p4();
    void thread_real_start();
    void thread_res_V_data_V_blk_n();
    void thread_res_V_data_V_din();
    void thread_res_V_data_V_write();
    void thread_select_ln340_fu_705_p3();
    void thread_select_ln388_fu_711_p3();
    void thread_sext_ln1118_32_fu_343_p1();
    void thread_sext_ln1192_fu_475_p1();
    void thread_sext_ln415_32_fu_387_p1();
    void thread_sext_ln415_33_fu_469_p1();
    void thread_sext_ln415_34_fu_423_p1();
    void thread_sext_ln415_fu_361_p1();
    void thread_sext_ln48_fu_472_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_89_fu_391_p3();
    void thread_tmp_90_fu_427_p3();
    void thread_tmp_93_fu_516_p3();
    void thread_tmp_94_fu_534_p3();
    void thread_tmp_96_fu_562_p4();
    void thread_tmp_97_fu_578_p4();
    void thread_tmp_98_fu_608_p3();
    void thread_tmp_fu_365_p3();
    void thread_trunc_ln708_35_fu_377_p4();
    void thread_trunc_ln708_36_fu_413_p4();
    void thread_trunc_ln708_s_fu_351_p4();
    void thread_trunc_ln_fu_333_p4();
    void thread_underflow_fu_684_p2();
    void thread_xor_ln416_fu_542_p2();
    void thread_xor_ln779_fu_616_p2();
    void thread_xor_ln785_5_fu_642_p2();
    void thread_xor_ln785_6_fu_654_p2();
    void thread_xor_ln786_fu_678_p2();
    void thread_zext_ln1192_fu_459_p1();
    void thread_zext_ln415_21_fu_435_p1();
    void thread_zext_ln415_22_fu_524_p1();
    void thread_zext_ln415_fu_399_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
