// Seed: 3050216086
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    output wor id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri id_11,
    output uwire id_12,
    input uwire id_13,
    output wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply1 id_18,
    input wand id_19,
    output supply0 id_20,
    input wand id_21,
    output tri id_22,
    input tri1 id_23,
    output supply1 id_24,
    output tri1 id_25,
    input wire id_26,
    input wire id_27,
    output supply1 id_28
);
endmodule
module module_1 #(
    parameter id_7 = 32'd59
) (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wand id_3,
    input wand id_4,
    output wor id_5,
    input tri0 id_6,
    input supply0 _id_7,
    input supply1 id_8,
    output wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri1 id_12
);
  logic \id_14 ;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_0,
      id_4,
      id_0,
      id_11,
      id_9,
      id_9,
      id_5,
      id_8,
      id_4,
      id_0,
      id_5,
      id_8,
      id_5,
      id_11,
      id_6,
      id_8,
      id_9,
      id_12,
      id_5,
      id_10,
      id_2,
      id_1,
      id_9,
      id_2,
      id_6,
      id_10,
      id_9
  );
  assign \id_14 = 1;
  logic [7:0] id_15;
  assign id_15[id_7] = id_10;
endmodule
