{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 20:52:23 2021 " "Info: Processing started: Sun Mar 21 20:52:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problem1_18101707 -c problem1_18101707 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problem1_18101707 -c problem1_18101707 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem1_18101707.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file problem1_18101707.v" { { "Info" "ISGN_ENTITY_NAME" "1 problem1_18101707 " "Info: Found entity 1: problem1_18101707" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 fulladd " "Info: Found entity 2: fulladd" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 problem1_18101707.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at problem1_18101707.v(17): created implicit net for \"cout0\"" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 problem1_18101707.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at problem1_18101707.v(18): created implicit net for \"cout1\"" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 problem1_18101707.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at problem1_18101707.v(19): created implicit net for \"cout2\"" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout3 problem1_18101707.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at problem1_18101707.v(20): created implicit net for \"cout3\"" {  } { { "problem1_18101707.v" "" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem1_18101707 " "Info: Elaborating entity \"problem1_18101707\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:stage0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"fulladd:stage0\"" {  } { { "problem1_18101707.v" "stage0" { Text "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/problem1_18101707.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 20:52:24 2021 " "Info: Processing ended: Sun Mar 21 20:52:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
