
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws42
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/course/csr530603/final_project/1.RTL_simulation/UC_LED_DEMO/|pa0
Synopsys Partitioner, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327

##############################################################################
########################## TDM QUALIFIED NETS ##########################
##############################################################################
TDM Qualification type: all
Qualified Nets  Source FPGA  Sink FPGA(s)  Sink Instance                     Driver Instance                   Source Clock  Dest Clock  Clock Group       Slack    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
adder_out[0]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[0]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.833   
adder_out[1]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[1]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6497  
adder_out[2]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[2]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.7107  
adder_out[3]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[3]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.7067  
adder_out[4]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[4]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.7027  
adder_out[5]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[5]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6987  
adder_out[6]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[6]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6947  
adder_out[7]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[7]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6907  
adder_out[8]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[8]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6867  
adder_out[9]    FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[9]   FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6827  
adder_out[10]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[10]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6787  
adder_out[11]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[11]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6747  
adder_out[12]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[12]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6707  
adder_out[13]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[13]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6667  
adder_out[14]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[14]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.5775  
adder_out[15]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[15]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6587  
adder_out[16]   FB1.uB       FB1.uA        FB1.uA.misr.data_out[16:0].D[16]  FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.6547  
adder_in[0]     FB1.uA       FB1.uB        FB1.uB.adder.A[0]                 FB1.uA.lfsr.data_out[15:0].Q[0]   clk:r         clk:r       default_clkgroup  43.6114  
adder_in[1]     FB1.uA       FB1.uB        FB1.uB.adder.A[1]                 FB1.uA.lfsr.data_out[15:0].Q[1]   clk:r         clk:r       default_clkgroup  43.5775  
adder_in[2]     FB1.uA       FB1.uB        FB1.uB.adder.A[2]                 FB1.uA.lfsr.data_out[15:0].Q[2]   clk:r         clk:r       default_clkgroup  43.6154  
adder_in[3]     FB1.uA       FB1.uB        FB1.uB.adder.A[3]                 FB1.uA.lfsr.data_out[15:0].Q[3]   clk:r         clk:r       default_clkgroup  43.5855  
adder_in[4]     FB1.uA       FB1.uB        FB1.uB.adder.A[4]                 FB1.uA.lfsr.data_out[15:0].Q[4]   clk:r         clk:r       default_clkgroup  43.5895  
adder_in[5]     FB1.uA       FB1.uB        FB1.uB.adder.A[5]                 FB1.uA.lfsr.data_out[15:0].Q[5]   clk:r         clk:r       default_clkgroup  43.5935  
adder_in[6]     FB1.uA       FB1.uB        FB1.uB.adder.A[6]                 FB1.uA.lfsr.data_out[15:0].Q[6]   clk:r         clk:r       default_clkgroup  43.6369  
adder_in[7]     FB1.uA       FB1.uB        FB1.uB.adder.A[7]                 FB1.uA.lfsr.data_out[15:0].Q[7]   clk:r         clk:r       default_clkgroup  43.6902  
adder_in[8]     FB1.uA       FB1.uB        FB1.uB.adder.A[8]                 FB1.uA.lfsr.data_out[15:0].Q[8]   clk:r         clk:r       default_clkgroup  43.6942  
adder_in[9]     FB1.uA       FB1.uB        FB1.uB.adder.A[9]                 FB1.uA.lfsr.data_out[15:0].Q[9]   clk:r         clk:r       default_clkgroup  43.6982  
adder_in[10]    FB1.uA       FB1.uB        FB1.uB.adder.A[10]                FB1.uA.lfsr.data_out[15:0].Q[10]  clk:r         clk:r       default_clkgroup  43.7022  
adder_in[11]    FB1.uA       FB1.uB        FB1.uB.adder.A[11]                FB1.uA.lfsr.data_out[15:0].Q[11]  clk:r         clk:r       default_clkgroup  43.7062  
adder_in[12]    FB1.uA       FB1.uB        FB1.uB.adder.A[12]                FB1.uA.lfsr.data_out[15:0].Q[12]  clk:r         clk:r       default_clkgroup  43.7102  
adder_in[13]    FB1.uA       FB1.uB        FB1.uB.adder.A[13]                FB1.uA.lfsr.data_out[15:0].Q[13]  clk:r         clk:r       default_clkgroup  43.7142  
adder_in[14]    FB1.uA       FB1.uB        FB1.uB.adder.A[14]                FB1.uA.lfsr.data_out[15:0].Q[14]  clk:r         clk:r       default_clkgroup  43.7182  
adder_in[15]    FB1.uA       FB1.uB        FB1.uB.adder.A[15]                FB1.uA.lfsr.data_out[15:0].Q[15]  clk:r         clk:r       default_clkgroup  43.7994  
==================================================================================================================================================================
