Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: OctaveKeyboardTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OctaveKeyboardTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OctaveKeyboardTop"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : OctaveKeyboardTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\ipcore_dir\SinLUT.vhd" into library work
Parsing entity <SinLUT>.
Parsing architecture <SinLUT_a> of entity <sinlut>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PWM.vhd" into library work
Parsing entity <PWM>.
Parsing architecture <Behavioral> of entity <pwm>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\FreqLUT.vhd" into library work
Parsing entity <FreqLUT>.
Parsing architecture <Behavioral> of entity <freqlut>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\DDS.vhd" into library work
Parsing entity <DDS>.
Parsing architecture <Behavioral> of entity <dds>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd" into library work
Parsing entity <OctaveKeyboardTop>.
Parsing architecture <Behavioral> of entity <octavekeyboardtop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <OctaveKeyboardTop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <FreqLUT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DDS> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PWM> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SinLUT> (architecture <SinLUT_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OctaveKeyboardTop>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        LUTOUT = 10
        CLKFREQ = 10000
INFO:Xst:3210 - "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\OctaveKeyboardTop.vhd" line 116: Output port <m_axis_data_tvalid> of the instance <SinFreqs> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <OctaveKeyboardTop> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\Controller.vhd".
    Found 4-bit register for signal <curr_state>.
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <FreqLUT>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\FreqLUT.vhd".
        ACCUMSIZE = 13
        CLKFREQ = 10000
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <FreqLUT> synthesized.

Synthesizing Unit <DDS>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\DDS.vhd".
        ACCUMSIZE = 13
        INDEXSIZE = 8
        CLKFREQ = 100000000
    Found 13-bit register for signal <curr_phase>.
    Found 13-bit adder for signal <curr_phase[12]_step[12]_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <DDS> synthesized.

Synthesizing Unit <PWM>.
    Related source file is "C:\Users\F000JW7\Desktop\octave-keyboard\OctaveKeyboard\PWM.vhd".
        LUTOUT = 10
        CLKFREQ = 100000000
    Found 1-bit register for signal <pulse>.
    Found 1-bit register for signal <slowclk>.
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_8_o_add_0_OUT> created at line 1241.
    Found 10-bit comparator greater for signal <count[9]_offset[9]_LessThan_2_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 13-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 10-bit register                                       : 1
 13-bit register                                       : 1
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 8
 13-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/SinLUT.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <SinLUT> for timing and area information for instance <SinFreqs>.

Synthesizing (advanced) Unit <DDS>.
The following registers are absorbed into accumulator <curr_phase>: 1 register on signal <curr_phase>.
Unit <DDS> synthesized (advanced).

Synthesizing (advanced) Unit <PWM>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 10-bit up counter                                     : 1
# Accumulators                                         : 1
 13-bit up accumulator                                 : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 8
 13-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <curr_state[1:9]> with one-hot encoding.
---------------------
 State  | Encoding
---------------------
 idle   | 000000001
 low_c  | 100000000
 d      | 010000000
 e      | 001000000
 f      | 000100000
 g      | 000010000
 a      | 000001000
 b      | 000000100
 high_c | 000000010
---------------------

Optimizing unit <OctaveKeyboardTop> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OctaveKeyboardTop, actual ratio is 0.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal clk_BUFGP. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OctaveKeyboardTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 115
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 12
#      LUT2                        : 9
#      LUT3                        : 3
#      LUT4                        : 13
#      LUT5                        : 9
#      LUT6                        : 14
#      MUXCY                       : 27
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 34
#      FD                          : 21
#      FDE                         : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  18224     0%  
 Number of Slice LUTs:                   62  out of   9112     0%  
    Number used as Logic:                62  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      30  out of     64    46%  
   Number with an unused LUT:             2  out of     64     3%  
   Number of fully used LUT-FF pairs:    32  out of     64    50%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.919ns (Maximum Frequency: 255.151MHz)
   Minimum input arrival time before clock: 5.105ns
   Maximum output required time after clock: 5.510ns
   Maximum combinational path delay: 6.628ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.919ns (frequency: 255.151MHz)
  Total number of paths / destination ports: 844 / 57
-------------------------------------------------------------------------
Delay:               3.919ns (Levels of Logic = 13)
  Source:            KeyControl/curr_state_FSM_FFd4 (FF)
  Destination:       PhaseAccum/curr_phase_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: KeyControl/curr_state_FSM_FFd4 to PhaseAccum/curr_phase_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.876  KeyControl/curr_state_FSM_FFd4 (KeyControl/curr_state_FSM_FFd4)
     LUT2:I1->O            6   0.254   1.306  KeyControl/Mmux_key_out51 (key_out_4_OBUF)
     LUT6:I1->O            1   0.254   0.000  PhaseAccum/Maccum_curr_phase_lut<2> (PhaseAccum/Maccum_curr_phase_lut<2>)
     MUXCY:S->O            1   0.215   0.000  PhaseAccum/Maccum_curr_phase_cy<2> (PhaseAccum/Maccum_curr_phase_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<3> (PhaseAccum/Maccum_curr_phase_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<4> (PhaseAccum/Maccum_curr_phase_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<5> (PhaseAccum/Maccum_curr_phase_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<6> (PhaseAccum/Maccum_curr_phase_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<7> (PhaseAccum/Maccum_curr_phase_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<8> (PhaseAccum/Maccum_curr_phase_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<9> (PhaseAccum/Maccum_curr_phase_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<10> (PhaseAccum/Maccum_curr_phase_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<11> (PhaseAccum/Maccum_curr_phase_cy<11>)
     XORCY:CI->O           1   0.206   0.000  PhaseAccum/Maccum_curr_phase_xor<12> (Result<12>)
     FDE:D                     0.074          PhaseAccum/curr_phase_12
    ----------------------------------------
    Total                      3.919ns (1.737ns logic, 2.182ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 351 / 23
-------------------------------------------------------------------------
Offset:              5.105ns (Levels of Logic = 14)
  Source:            led_disable (PAD)
  Destination:       PhaseAccum/curr_phase_12 (FF)
  Destination Clock: clk rising

  Data Path: led_disable to PhaseAccum/curr_phase_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  led_disable_IBUF (led_disable_IBUF)
     LUT2:I0->O            6   0.250   1.306  KeyControl/Mmux_key_out51 (key_out_4_OBUF)
     LUT6:I1->O            1   0.254   0.000  PhaseAccum/Maccum_curr_phase_lut<2> (PhaseAccum/Maccum_curr_phase_lut<2>)
     MUXCY:S->O            1   0.215   0.000  PhaseAccum/Maccum_curr_phase_cy<2> (PhaseAccum/Maccum_curr_phase_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<3> (PhaseAccum/Maccum_curr_phase_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<4> (PhaseAccum/Maccum_curr_phase_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<5> (PhaseAccum/Maccum_curr_phase_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<6> (PhaseAccum/Maccum_curr_phase_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<7> (PhaseAccum/Maccum_curr_phase_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<8> (PhaseAccum/Maccum_curr_phase_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<9> (PhaseAccum/Maccum_curr_phase_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<10> (PhaseAccum/Maccum_curr_phase_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  PhaseAccum/Maccum_curr_phase_cy<11> (PhaseAccum/Maccum_curr_phase_cy<11>)
     XORCY:CI->O           1   0.206   0.000  PhaseAccum/Maccum_curr_phase_xor<12> (Result<12>)
     FDE:D                     0.074          PhaseAccum/curr_phase_12
    ----------------------------------------
    Total                      5.105ns (2.536ns logic, 2.569ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              5.510ns (Levels of Logic = 2)
  Source:            KeyControl/curr_state_FSM_FFd1 (FF)
  Destination:       key_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: KeyControl/curr_state_FSM_FFd1 to key_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   0.944  KeyControl/curr_state_FSM_FFd1 (KeyControl/curr_state_FSM_FFd1)
     LUT2:I1->O            6   0.254   0.875  KeyControl/Mmux_key_out81 (key_out_7_OBUF)
     OBUF:I->O                 2.912          key_out_7_OBUF (key_out<7>)
    ----------------------------------------
    Total                      5.510ns (3.691ns logic, 1.819ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 3)
  Source:            led_disable (PAD)
  Destination:       key_out<7> (PAD)

  Data Path: led_disable to key_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.263  led_disable_IBUF (led_disable_IBUF)
     LUT2:I0->O            6   0.250   0.875  KeyControl/Mmux_key_out81 (key_out_7_OBUF)
     OBUF:I->O                 2.912          key_out_7_OBUF (key_out<7>)
    ----------------------------------------
    Total                      6.628ns (4.490ns logic, 2.138ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.919|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 262420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

