
CAMERA_OV7670_F407VE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082c4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800844c  0800844c  0001844c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084c8  080084c8  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  080084c8  080084c8  000184c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084d0  080084d0  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084d0  080084d0  000184d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084d4  080084d4  000184d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080084d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          0000986c  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000989c  2000989c  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014b10  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c1c  00000000  00000000  00034b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  00037790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f88  00000000  00000000  00038838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000233c2  00000000  00000000  000397c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000158d5  00000000  00000000  0005cb82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0192  00000000  00000000  00072457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001425e9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045d0  00000000  00000000  0014263c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008434 	.word	0x08008434

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08008434 	.word	0x08008434

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ov7670_init>:
static void ov7670_write(uint8_t regAddr, uint8_t data);
static void ov7670_read(uint8_t regAddr, uint8_t *data);

/*** External Function Defines ***/
void ov7670_init(DCMI_HandleTypeDef *p_hdcmi, DMA_HandleTypeDef *p_hdma_dcmi, I2C_HandleTypeDef *p_hi2c)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
	sp_hdcmi     = p_hdcmi;
 80004cc:	4a14      	ldr	r2, [pc, #80]	; (8000520 <ov7670_init+0x60>)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6013      	str	r3, [r2, #0]
	sp_hdma_dcmi = p_hdma_dcmi;
 80004d2:	4a14      	ldr	r2, [pc, #80]	; (8000524 <ov7670_init+0x64>)
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	6013      	str	r3, [r2, #0]
	sp_hi2c      = p_hi2c;
 80004d8:	4a13      	ldr	r2, [pc, #76]	; (8000528 <ov7670_init+0x68>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6013      	str	r3, [r2, #0]
	s_destAddressForContiuousMode = 0;
 80004de:	4b13      	ldr	r3, [pc, #76]	; (800052c <ov7670_init+0x6c>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_RESET);  // Hold reset
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ea:	4811      	ldr	r0, [pc, #68]	; (8000530 <ov7670_init+0x70>)
 80004ec:	f004 f844 	bl	8004578 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80004f0:	200a      	movs	r0, #10
 80004f2:	f001 fd25 	bl	8001f40 <HAL_Delay>
	HAL_GPIO_WritePin(CAMERA_RESET_GPIO_Port, CAMERA_RESET_Pin, GPIO_PIN_SET);    // Release
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004fc:	480c      	ldr	r0, [pc, #48]	; (8000530 <ov7670_init+0x70>)
 80004fe:	f004 f83b 	bl	8004578 <HAL_GPIO_WritePin>
	HAL_Delay(100);  // wait
 8000502:	2064      	movs	r0, #100	; 0x64
 8000504:	f001 fd1c 	bl	8001f40 <HAL_Delay>


	ov7670_write(0x12, 0x80);  // RESET
 8000508:	2180      	movs	r1, #128	; 0x80
 800050a:	2012      	movs	r0, #18
 800050c:	f000 f8a8 	bl	8000660 <ov7670_write>
	HAL_Delay(30);
 8000510:	201e      	movs	r0, #30
 8000512:	f001 fd15 	bl	8001f40 <HAL_Delay>

}
 8000516:	bf00      	nop
 8000518:	3710      	adds	r7, #16
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	2000004c 	.word	0x2000004c
 8000524:	20000050 	.word	0x20000050
 8000528:	20000054 	.word	0x20000054
 800052c:	20000058 	.word	0x20000058
 8000530:	40020c00 	.word	0x40020c00

08000534 <ov7670_config>:

void ov7670_config()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
	ov7670_stopCap();
 800053a:	f000 f853 	bl	80005e4 <ov7670_stopCap>
	HAL_Delay(200);
 800053e:	20c8      	movs	r0, #200	; 0xc8
 8000540:	f001 fcfe 	bl	8001f40 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 8000544:	2300      	movs	r3, #0
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	e012      	b.n	8000570 <ov7670_config+0x3c>
	{
		ov7670_write(OV7670_reg[i][0], OV7670_reg[i][1]);
 800054a:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <ov7670_config+0x54>)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8000552:	490d      	ldr	r1, [pc, #52]	; (8000588 <ov7670_config+0x54>)
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	440b      	add	r3, r1
 800055a:	785b      	ldrb	r3, [r3, #1]
 800055c:	4619      	mov	r1, r3
 800055e:	4610      	mov	r0, r2
 8000560:	f000 f87e 	bl	8000660 <ov7670_write>
		HAL_Delay(1);
 8000564:	2001      	movs	r0, #1
 8000566:	f001 fceb 	bl	8001f40 <HAL_Delay>
	for(int i = 0; OV7670_reg[i][0] != REG_EXIT; i++)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3301      	adds	r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4a05      	ldr	r2, [pc, #20]	; (8000588 <ov7670_config+0x54>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000578:	2bff      	cmp	r3, #255	; 0xff
 800057a:	d1e6      	bne.n	800054a <ov7670_config+0x16>
	}
}
 800057c:	bf00      	nop
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	0800844c 	.word	0x0800844c

0800058c <ov7670_startCap>:

void ov7670_startCap(uint32_t capMode, uint32_t destAddress)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
	ov7670_stopCap();
 8000596:	f000 f825 	bl	80005e4 <ov7670_stopCap>
	if (capMode == OV7670_CAP_CONTINUOUS) {
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d10b      	bne.n	80005b8 <ov7670_startCap+0x2c>
		/* note: continuous mode automatically invokes DCMI, but DMA needs to be invoked manually */
		s_destAddressForContiuousMode = (uint32_t)destAddress;
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <ov7670_startCap+0x50>)
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	6013      	str	r3, [r2, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi,DCMI_MODE_CONTINUOUS,  destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005a6:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <ov7670_startCap+0x54>)
 80005a8:	6818      	ldr	r0, [r3, #0]
 80005aa:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005ae:	683a      	ldr	r2, [r7, #0]
 80005b0:	2100      	movs	r1, #0
 80005b2:	f001 fdfb 	bl	80021ac <HAL_DCMI_Start_DMA>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
		s_destAddressForContiuousMode = 0;
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
	}

}
 80005b6:	e00d      	b.n	80005d4 <ov7670_startCap+0x48>
	else if (capMode == OV7670_CAP_SINGLE_FRAME) {
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b01      	cmp	r3, #1
 80005bc:	d10a      	bne.n	80005d4 <ov7670_startCap+0x48>
		s_destAddressForContiuousMode = 0;
 80005be:	4b07      	ldr	r3, [pc, #28]	; (80005dc <ov7670_startCap+0x50>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
		HAL_DCMI_Start_DMA(sp_hdcmi, DCMI_MODE_SNAPSHOT, destAddress, OV7670_WIDTH * OV7670_HEIGHT / 2);
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <ov7670_startCap+0x54>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005cc:	683a      	ldr	r2, [r7, #0]
 80005ce:	2102      	movs	r1, #2
 80005d0:	f001 fdec 	bl	80021ac <HAL_DCMI_Start_DMA>
}
 80005d4:	bf00      	nop
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000058 	.word	0x20000058
 80005e0:	2000004c 	.word	0x2000004c

080005e4 <ov7670_stopCap>:

void ov7670_stopCap()
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	HAL_DCMI_Stop(sp_hdcmi);
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <ov7670_stopCap+0x14>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 fe7d 	bl	80022ec <HAL_DCMI_Stop>
	//  HAL_Delay(30);
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	2000004c 	.word	0x2000004c

080005fc <HAL_DCMI_FrameEventCallback>:

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	frame_captured = 1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_DCMI_FrameEventCallback+0x54>)
 8000606:	2201      	movs	r2, #1
 8000608:	601a      	str	r2, [r3, #0]

	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1); // set the address of lcd back to starting address
 800060a:	2377      	movs	r3, #119	; 0x77
 800060c:	229f      	movs	r2, #159	; 0x9f
 800060e:	2100      	movs	r1, #0
 8000610:	2000      	movs	r0, #0
 8000612:	f000 f92d 	bl	8000870 <lcd_ILI_set_write_area>

	if(s_destAddressForContiuousMode != 0) {
 8000616:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00b      	beq.n	8000636 <HAL_DCMI_FrameEventCallback+0x3a>
	HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, s_destAddressForContiuousMode, OV7670_WIDTH * OV7670_HEIGHT/2);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3328      	adds	r3, #40	; 0x28
 8000628:	4619      	mov	r1, r3
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <HAL_DCMI_FrameEventCallback+0x58>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000632:	f002 f91b 	bl	800286c <HAL_DMA_Start_IT>
	}
	s_currentV++;
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	4a06      	ldr	r2, [pc, #24]	; (8000658 <HAL_DCMI_FrameEventCallback+0x5c>)
 800063e:	6013      	str	r3, [r2, #0]
	s_currentH = 0;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_DCMI_FrameEventCallback+0x60>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000068 	.word	0x20000068
 8000654:	20000058 	.word	0x20000058
 8000658:	20000060 	.word	0x20000060
 800065c:	2000005c 	.word	0x2000005c

08000660 <ov7670_write>:

/* internal functions */
static void ov7670_write(uint8_t reg, uint8_t val)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af02      	add	r7, sp, #8
 8000666:	4603      	mov	r3, r0
 8000668:	460a      	mov	r2, r1
 800066a:	71fb      	strb	r3, [r7, #7]
 800066c:	4613      	mov	r3, r2
 800066e:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[2] = {reg, val};
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	733b      	strb	r3, [r7, #12]
 8000674:	79bb      	ldrb	r3, [r7, #6]
 8000676:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(sp_hi2c, SLAVE_ADDR, buffer, 2, 100);
 8000678:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <ov7670_write+0x44>)
 800067a:	6818      	ldr	r0, [r3, #0]
 800067c:	f107 020c 	add.w	r2, r7, #12
 8000680:	2364      	movs	r3, #100	; 0x64
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2302      	movs	r3, #2
 8000686:	2142      	movs	r1, #66	; 0x42
 8000688:	f004 f8d4 	bl	8004834 <HAL_I2C_Master_Transmit>
 800068c:	4603      	mov	r3, r0
 800068e:	73fb      	strb	r3, [r7, #15]

    // SCCB needs ACK after reg, before data
    if(status == HAL_OK) HAL_Delay(1);  // Critical timing
 8000690:	7bfb      	ldrb	r3, [r7, #15]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <ov7670_write+0x3c>
 8000696:	2001      	movs	r0, #1
 8000698:	f001 fc52 	bl	8001f40 <HAL_Delay>

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000054 	.word	0x20000054

080006a8 <lcd_ILI_init>:
static void write_cmd(uint16_t cmd);
static uint16_t read_data();

/*** External Function Defines ***/
void lcd_ILI_init()
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af02      	add	r7, sp, #8

	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006ae:	2201      	movs	r2, #1
 80006b0:	2140      	movs	r1, #64	; 0x40
 80006b2:	486d      	ldr	r0, [pc, #436]	; (8000868 <lcd_ILI_init+0x1c0>)
 80006b4:	f003 ff60 	bl	8004578 <HAL_GPIO_WritePin>
 80006b8:	200a      	movs	r0, #10
 80006ba:	f001 fc41 	bl	8001f40 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006be:	2201      	movs	r2, #1
 80006c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006c4:	4869      	ldr	r0, [pc, #420]	; (800086c <lcd_ILI_init+0x1c4>)
 80006c6:	f003 ff57 	bl	8004578 <HAL_GPIO_WritePin>
 80006ca:	200a      	movs	r0, #10
 80006cc:	f001 fc38 	bl	8001f40 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);HAL_Delay(10);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006d6:	4865      	ldr	r0, [pc, #404]	; (800086c <lcd_ILI_init+0x1c4>)
 80006d8:	f003 ff4e 	bl	8004578 <HAL_GPIO_WritePin>
 80006dc:	200a      	movs	r0, #10
 80006de:	f001 fc2f 	bl	8001f40 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);HAL_Delay(10);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e8:	4860      	ldr	r0, [pc, #384]	; (800086c <lcd_ILI_init+0x1c4>)
 80006ea:	f003 ff45 	bl	8004578 <HAL_GPIO_WritePin>
 80006ee:	200a      	movs	r0, #10
 80006f0:	f001 fc26 	bl	8001f40 <HAL_Delay>

	write_cmd(0x01); //software reset
 80006f4:	2001      	movs	r0, #1
 80006f6:	f000 fa7d 	bl	8000bf4 <write_cmd>
	HAL_Delay(50);
 80006fa:	2032      	movs	r0, #50	; 0x32
 80006fc:	f001 fc20 	bl	8001f40 <HAL_Delay>
	write_cmd(0x11); //exit sleep
 8000700:	2011      	movs	r0, #17
 8000702:	f000 fa77 	bl	8000bf4 <write_cmd>
	HAL_Delay(50);
 8000706:	2032      	movs	r0, #50	; 0x32
 8000708:	f001 fc1a 	bl	8001f40 <HAL_Delay>

	write_cmd(0xB6);
 800070c:	20b6      	movs	r0, #182	; 0xb6
 800070e:	f000 fa71 	bl	8000bf4 <write_cmd>
	write_data(0x0A);
 8000712:	200a      	movs	r0, #10
 8000714:	f000 fa7e 	bl	8000c14 <write_data>
	write_data(0xC2);
 8000718:	20c2      	movs	r0, #194	; 0xc2
 800071a:	f000 fa7b 	bl	8000c14 <write_data>

	write_cmd(0x36);   // memory access control
 800071e:	2036      	movs	r0, #54	; 0x36
 8000720:	f000 fa68 	bl	8000bf4 <write_cmd>
	write_data(0xc8);
 8000724:	20c8      	movs	r0, #200	; 0xc8
 8000726:	f000 fa75 	bl	8000c14 <write_data>
	//  write_data(0x60);     // RGB -> seems BGR

	write_cmd(0x3A); // pixel format
 800072a:	203a      	movs	r0, #58	; 0x3a
 800072c:	f000 fa62 	bl	8000bf4 <write_cmd>
	write_data(0x55); //RGB565 (16bit)
 8000730:	2055      	movs	r0, #85	; 0x55
 8000732:	f000 fa6f 	bl	8000c14 <write_data>

	write_cmd(0xE0); //gamma
 8000736:	20e0      	movs	r0, #224	; 0xe0
 8000738:	f000 fa5c 	bl	8000bf4 <write_cmd>
	write_data(0x10);
 800073c:	2010      	movs	r0, #16
 800073e:	f000 fa69 	bl	8000c14 <write_data>
	write_data(0x10);
 8000742:	2010      	movs	r0, #16
 8000744:	f000 fa66 	bl	8000c14 <write_data>
	write_data(0x10);
 8000748:	2010      	movs	r0, #16
 800074a:	f000 fa63 	bl	8000c14 <write_data>
	write_data(0x08);
 800074e:	2008      	movs	r0, #8
 8000750:	f000 fa60 	bl	8000c14 <write_data>
	write_data(0x0E);
 8000754:	200e      	movs	r0, #14
 8000756:	f000 fa5d 	bl	8000c14 <write_data>
	write_data(0x06);
 800075a:	2006      	movs	r0, #6
 800075c:	f000 fa5a 	bl	8000c14 <write_data>
	write_data(0x42);
 8000760:	2042      	movs	r0, #66	; 0x42
 8000762:	f000 fa57 	bl	8000c14 <write_data>
	write_data(0x28);
 8000766:	2028      	movs	r0, #40	; 0x28
 8000768:	f000 fa54 	bl	8000c14 <write_data>
	write_data(0x36);
 800076c:	2036      	movs	r0, #54	; 0x36
 800076e:	f000 fa51 	bl	8000c14 <write_data>
	write_data(0x03);
 8000772:	2003      	movs	r0, #3
 8000774:	f000 fa4e 	bl	8000c14 <write_data>
	write_data(0x0E);
 8000778:	200e      	movs	r0, #14
 800077a:	f000 fa4b 	bl	8000c14 <write_data>
	write_data(0x04);
 800077e:	2004      	movs	r0, #4
 8000780:	f000 fa48 	bl	8000c14 <write_data>
	write_data(0x13);
 8000784:	2013      	movs	r0, #19
 8000786:	f000 fa45 	bl	8000c14 <write_data>
	write_data(0x0E);
 800078a:	200e      	movs	r0, #14
 800078c:	f000 fa42 	bl	8000c14 <write_data>
	write_data(0x0C);
 8000790:	200c      	movs	r0, #12
 8000792:	f000 fa3f 	bl	8000c14 <write_data>

	write_cmd(0XE1); //gamma
 8000796:	20e1      	movs	r0, #225	; 0xe1
 8000798:	f000 fa2c 	bl	8000bf4 <write_cmd>
	write_data(0x0C);
 800079c:	200c      	movs	r0, #12
 800079e:	f000 fa39 	bl	8000c14 <write_data>
	write_data(0x23);
 80007a2:	2023      	movs	r0, #35	; 0x23
 80007a4:	f000 fa36 	bl	8000c14 <write_data>
	write_data(0x26);
 80007a8:	2026      	movs	r0, #38	; 0x26
 80007aa:	f000 fa33 	bl	8000c14 <write_data>
	write_data(0x04);
 80007ae:	2004      	movs	r0, #4
 80007b0:	f000 fa30 	bl	8000c14 <write_data>
	write_data(0x0C);
 80007b4:	200c      	movs	r0, #12
 80007b6:	f000 fa2d 	bl	8000c14 <write_data>
	write_data(0x04);
 80007ba:	2004      	movs	r0, #4
 80007bc:	f000 fa2a 	bl	8000c14 <write_data>
	write_data(0x39);
 80007c0:	2039      	movs	r0, #57	; 0x39
 80007c2:	f000 fa27 	bl	8000c14 <write_data>
	write_data(0x24);
 80007c6:	2024      	movs	r0, #36	; 0x24
 80007c8:	f000 fa24 	bl	8000c14 <write_data>
	write_data(0x4B);
 80007cc:	204b      	movs	r0, #75	; 0x4b
 80007ce:	f000 fa21 	bl	8000c14 <write_data>
	write_data(0x03);
 80007d2:	2003      	movs	r0, #3
 80007d4:	f000 fa1e 	bl	8000c14 <write_data>
	write_data(0x0B);
 80007d8:	200b      	movs	r0, #11
 80007da:	f000 fa1b 	bl	8000c14 <write_data>
	write_data(0x0B);
 80007de:	200b      	movs	r0, #11
 80007e0:	f000 fa18 	bl	8000c14 <write_data>
	write_data(0x33);
 80007e4:	2033      	movs	r0, #51	; 0x33
 80007e6:	f000 fa15 	bl	8000c14 <write_data>
	write_data(0x37);
 80007ea:	2037      	movs	r0, #55	; 0x37
 80007ec:	f000 fa12 	bl	8000c14 <write_data>
	write_data(0x0F);
 80007f0:	200f      	movs	r0, #15
 80007f2:	f000 fa0f 	bl	8000c14 <write_data>

	write_cmd(0x2a);//
 80007f6:	202a      	movs	r0, #42	; 0x2a
 80007f8:	f000 f9fc 	bl	8000bf4 <write_cmd>
	write_data(0x00);
 80007fc:	2000      	movs	r0, #0
 80007fe:	f000 fa09 	bl	8000c14 <write_data>
	write_data(0x00);
 8000802:	2000      	movs	r0, #0
 8000804:	f000 fa06 	bl	8000c14 <write_data>
	write_data(0x00);
 8000808:	2000      	movs	r0, #0
 800080a:	f000 fa03 	bl	8000c14 <write_data>
	write_data(0xef);
 800080e:	20ef      	movs	r0, #239	; 0xef
 8000810:	f000 fa00 	bl	8000c14 <write_data>

	write_cmd(0x2b); //
 8000814:	202b      	movs	r0, #43	; 0x2b
 8000816:	f000 f9ed 	bl	8000bf4 <write_cmd>
	write_data(0x00);
 800081a:	2000      	movs	r0, #0
 800081c:	f000 f9fa 	bl	8000c14 <write_data>
	write_data(0x00);
 8000820:	2000      	movs	r0, #0
 8000822:	f000 f9f7 	bl	8000c14 <write_data>
	write_data(0x01);
 8000826:	2001      	movs	r0, #1
 8000828:	f000 f9f4 	bl	8000c14 <write_data>
	write_data(0x3f);
 800082c:	203f      	movs	r0, #63	; 0x3f
 800082e:	f000 f9f1 	bl	8000c14 <write_data>

	write_cmd(0x29);
 8000832:	2029      	movs	r0, #41	; 0x29
 8000834:	f000 f9de 	bl	8000bf4 <write_cmd>
	HAL_Delay(10);
 8000838:	200a      	movs	r0, #10
 800083a:	f001 fb81 	bl	8001f40 <HAL_Delay>
	write_cmd(0x2C);
 800083e:	202c      	movs	r0, #44	; 0x2c
 8000840:	f000 f9d8 	bl	8000bf4 <write_cmd>

	lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_BLACK);
 8000844:	2300      	movs	r3, #0
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	2378      	movs	r3, #120	; 0x78
 800084a:	22a0      	movs	r2, #160	; 0xa0
 800084c:	2100      	movs	r1, #0
 800084e:	2000      	movs	r0, #0
 8000850:	f000 f8a8 	bl	80009a4 <lcd_ILI_draw_rect>
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 8000854:	2377      	movs	r3, #119	; 0x77
 8000856:	229f      	movs	r2, #159	; 0x9f
 8000858:	2100      	movs	r1, #0
 800085a:	2000      	movs	r0, #0
 800085c:	f000 f808 	bl	8000870 <lcd_ILI_set_write_area>

}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40021000 	.word	0x40021000
 800086c:	40020800 	.word	0x40020800

08000870 <lcd_ILI_set_write_area>:

void lcd_ILI_set_write_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4604      	mov	r4, r0
 8000878:	4608      	mov	r0, r1
 800087a:	4611      	mov	r1, r2
 800087c:	461a      	mov	r2, r3
 800087e:	4623      	mov	r3, r4
 8000880:	80fb      	strh	r3, [r7, #6]
 8000882:	4603      	mov	r3, r0
 8000884:	80bb      	strh	r3, [r7, #4]
 8000886:	460b      	mov	r3, r1
 8000888:	807b      	strh	r3, [r7, #2]
 800088a:	4613      	mov	r3, r2
 800088c:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 800088e:	202a      	movs	r0, #42	; 0x2a
 8000890:	f000 f9b0 	bl	8000bf4 <write_cmd>
	write_data(xStart >> 8);
 8000894:	88fb      	ldrh	r3, [r7, #6]
 8000896:	0a1b      	lsrs	r3, r3, #8
 8000898:	b29b      	uxth	r3, r3
 800089a:	4618      	mov	r0, r3
 800089c:	f000 f9ba 	bl	8000c14 <write_data>
	write_data(xStart & 0xff);
 80008a0:	88fb      	ldrh	r3, [r7, #6]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	4618      	mov	r0, r3
 80008a8:	f000 f9b4 	bl	8000c14 <write_data>
	write_data(xEnd >> 8);
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	0a1b      	lsrs	r3, r3, #8
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f9ae 	bl	8000c14 <write_data>
	write_data(xEnd & 0xff);
 80008b8:	887b      	ldrh	r3, [r7, #2]
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	b29b      	uxth	r3, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 f9a8 	bl	8000c14 <write_data>

	write_cmd(0x2b);
 80008c4:	202b      	movs	r0, #43	; 0x2b
 80008c6:	f000 f995 	bl	8000bf4 <write_cmd>
	write_data(yStart >> 8);
 80008ca:	88bb      	ldrh	r3, [r7, #4]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f99f 	bl	8000c14 <write_data>
	write_data(yStart & 0xff);
 80008d6:	88bb      	ldrh	r3, [r7, #4]
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	b29b      	uxth	r3, r3
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f999 	bl	8000c14 <write_data>
	write_data(yEnd >> 8);
 80008e2:	883b      	ldrh	r3, [r7, #0]
 80008e4:	0a1b      	lsrs	r3, r3, #8
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 f993 	bl	8000c14 <write_data>
	write_data(yEnd & 0xff);
 80008ee:	883b      	ldrh	r3, [r7, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	4618      	mov	r0, r3
 80008f6:	f000 f98d 	bl	8000c14 <write_data>

	write_cmd(0x2c); // set cmd for writing
 80008fa:	202c      	movs	r0, #44	; 0x2c
 80008fc:	f000 f97a 	bl	8000bf4 <write_cmd>
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bd90      	pop	{r4, r7, pc}

08000908 <lcd_ILI_set_read_area>:

void lcd_ILI_set_read_area(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	4604      	mov	r4, r0
 8000910:	4608      	mov	r0, r1
 8000912:	4611      	mov	r1, r2
 8000914:	461a      	mov	r2, r3
 8000916:	4623      	mov	r3, r4
 8000918:	80fb      	strh	r3, [r7, #6]
 800091a:	4603      	mov	r3, r0
 800091c:	80bb      	strh	r3, [r7, #4]
 800091e:	460b      	mov	r3, r1
 8000920:	807b      	strh	r3, [r7, #2]
 8000922:	4613      	mov	r3, r2
 8000924:	803b      	strh	r3, [r7, #0]
	write_cmd(0x2a);
 8000926:	202a      	movs	r0, #42	; 0x2a
 8000928:	f000 f964 	bl	8000bf4 <write_cmd>
	write_data(xStart >> 8);
 800092c:	88fb      	ldrh	r3, [r7, #6]
 800092e:	0a1b      	lsrs	r3, r3, #8
 8000930:	b29b      	uxth	r3, r3
 8000932:	4618      	mov	r0, r3
 8000934:	f000 f96e 	bl	8000c14 <write_data>
	write_data(xStart & 0xff);
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	b2db      	uxtb	r3, r3
 800093c:	b29b      	uxth	r3, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f000 f968 	bl	8000c14 <write_data>
	write_data(xEnd >> 8);
 8000944:	887b      	ldrh	r3, [r7, #2]
 8000946:	0a1b      	lsrs	r3, r3, #8
 8000948:	b29b      	uxth	r3, r3
 800094a:	4618      	mov	r0, r3
 800094c:	f000 f962 	bl	8000c14 <write_data>
	write_data(xEnd & 0xff);
 8000950:	887b      	ldrh	r3, [r7, #2]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	b29b      	uxth	r3, r3
 8000956:	4618      	mov	r0, r3
 8000958:	f000 f95c 	bl	8000c14 <write_data>

	write_cmd(0x2b);
 800095c:	202b      	movs	r0, #43	; 0x2b
 800095e:	f000 f949 	bl	8000bf4 <write_cmd>
	write_data(yStart >> 8);
 8000962:	88bb      	ldrh	r3, [r7, #4]
 8000964:	0a1b      	lsrs	r3, r3, #8
 8000966:	b29b      	uxth	r3, r3
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f953 	bl	8000c14 <write_data>
	write_data(yStart & 0xff);
 800096e:	88bb      	ldrh	r3, [r7, #4]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	b29b      	uxth	r3, r3
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f94d 	bl	8000c14 <write_data>
	write_data(yEnd >> 8);
 800097a:	883b      	ldrh	r3, [r7, #0]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	b29b      	uxth	r3, r3
 8000980:	4618      	mov	r0, r3
 8000982:	f000 f947 	bl	8000c14 <write_data>
	write_data(yEnd & 0xff);
 8000986:	883b      	ldrh	r3, [r7, #0]
 8000988:	b2db      	uxtb	r3, r3
 800098a:	b29b      	uxth	r3, r3
 800098c:	4618      	mov	r0, r3
 800098e:	f000 f941 	bl	8000c14 <write_data>

	write_cmd(0x2e); // set cmd for reading
 8000992:	202e      	movs	r0, #46	; 0x2e
 8000994:	f000 f92e 	bl	8000bf4 <write_cmd>

	// the first read is invalid
	read_data();
 8000998:	f000 f94c 	bl	8000c34 <read_data>
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd90      	pop	{r4, r7, pc}

080009a4 <lcd_ILI_draw_rect>:

void lcd_ILI_draw_rect(uint16_t xStart, uint16_t yStart, uint16_t width, uint16_t height, uint16_t color)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4604      	mov	r4, r0
 80009ac:	4608      	mov	r0, r1
 80009ae:	4611      	mov	r1, r2
 80009b0:	461a      	mov	r2, r3
 80009b2:	4623      	mov	r3, r4
 80009b4:	80fb      	strh	r3, [r7, #6]
 80009b6:	4603      	mov	r3, r0
 80009b8:	80bb      	strh	r3, [r7, #4]
 80009ba:	460b      	mov	r3, r1
 80009bc:	807b      	strh	r3, [r7, #2]
 80009be:	4613      	mov	r3, r2
 80009c0:	803b      	strh	r3, [r7, #0]
	lcd_ILI_set_write_area(xStart, yStart, xStart + width - 1, yStart + height - 1);
 80009c2:	88fa      	ldrh	r2, [r7, #6]
 80009c4:	887b      	ldrh	r3, [r7, #2]
 80009c6:	4413      	add	r3, r2
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	3b01      	subs	r3, #1
 80009cc:	b29c      	uxth	r4, r3
 80009ce:	88ba      	ldrh	r2, [r7, #4]
 80009d0:	883b      	ldrh	r3, [r7, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	3b01      	subs	r3, #1
 80009d8:	b29b      	uxth	r3, r3
 80009da:	88b9      	ldrh	r1, [r7, #4]
 80009dc:	88f8      	ldrh	r0, [r7, #6]
 80009de:	4622      	mov	r2, r4
 80009e0:	f7ff ff46 	bl	8000870 <lcd_ILI_set_write_area>
	for( uint16_t y = 0; y < height; y++ ){
 80009e4:	2300      	movs	r3, #0
 80009e6:	81fb      	strh	r3, [r7, #14]
 80009e8:	e00f      	b.n	8000a0a <lcd_ILI_draw_rect+0x66>
		for( uint16_t x = 0; x < width; x++ ){
 80009ea:	2300      	movs	r3, #0
 80009ec:	81bb      	strh	r3, [r7, #12]
 80009ee:	e005      	b.n	80009fc <lcd_ILI_draw_rect+0x58>
		//      write_data(color >> 8);
		//      write_data(color);
		  LCD_DATA = color;
 80009f0:	4a0a      	ldr	r2, [pc, #40]	; (8000a1c <lcd_ILI_draw_rect+0x78>)
 80009f2:	8c3b      	ldrh	r3, [r7, #32]
 80009f4:	8013      	strh	r3, [r2, #0]
		for( uint16_t x = 0; x < width; x++ ){
 80009f6:	89bb      	ldrh	r3, [r7, #12]
 80009f8:	3301      	adds	r3, #1
 80009fa:	81bb      	strh	r3, [r7, #12]
 80009fc:	89ba      	ldrh	r2, [r7, #12]
 80009fe:	887b      	ldrh	r3, [r7, #2]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d3f5      	bcc.n	80009f0 <lcd_ILI_draw_rect+0x4c>
	for( uint16_t y = 0; y < height; y++ ){
 8000a04:	89fb      	ldrh	r3, [r7, #14]
 8000a06:	3301      	adds	r3, #1
 8000a08:	81fb      	strh	r3, [r7, #14]
 8000a0a:	89fa      	ldrh	r2, [r7, #14]
 8000a0c:	883b      	ldrh	r3, [r7, #0]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d3eb      	bcc.n	80009ea <lcd_ILI_draw_rect+0x46>
		}
	}
}
 8000a12:	bf00      	nop
 8000a14:	bf00      	nop
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	60100000 	.word	0x60100000

08000a20 <lcd_ILI_display_frame>:



/* frame display at the center of lcd */
void lcd_ILI_display_frame(uint16_t *buf, uint16_t buf_width, uint16_t buf_height)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	807b      	strh	r3, [r7, #2]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	803b      	strh	r3, [r7, #0]
    // Center the frame on the LCD
    uint16_t xStart = (LCD_ILI_WIDTH - buf_width) / 2;
 8000a30:	887b      	ldrh	r3, [r7, #2]
 8000a32:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000a36:	0fda      	lsrs	r2, r3, #31
 8000a38:	4413      	add	r3, r2
 8000a3a:	105b      	asrs	r3, r3, #1
 8000a3c:	827b      	strh	r3, [r7, #18]
    uint16_t yStart = (LCD_ILI_HEIGHT - buf_height) / 2;
 8000a3e:	883b      	ldrh	r3, [r7, #0]
 8000a40:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000a44:	0fda      	lsrs	r2, r3, #31
 8000a46:	4413      	add	r3, r2
 8000a48:	105b      	asrs	r3, r3, #1
 8000a4a:	823b      	strh	r3, [r7, #16]
    uint16_t xEnd   = xStart + buf_width - 1;
 8000a4c:	8a7a      	ldrh	r2, [r7, #18]
 8000a4e:	887b      	ldrh	r3, [r7, #2]
 8000a50:	4413      	add	r3, r2
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	3b01      	subs	r3, #1
 8000a56:	81fb      	strh	r3, [r7, #14]
    uint16_t yEnd   = yStart + buf_height - 1;
 8000a58:	8a3a      	ldrh	r2, [r7, #16]
 8000a5a:	883b      	ldrh	r3, [r7, #0]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	3b01      	subs	r3, #1
 8000a62:	81bb      	strh	r3, [r7, #12]

    // Set write window
    lcd_ILI_set_write_area(xStart, yStart, xEnd, yEnd);
 8000a64:	89bb      	ldrh	r3, [r7, #12]
 8000a66:	89fa      	ldrh	r2, [r7, #14]
 8000a68:	8a39      	ldrh	r1, [r7, #16]
 8000a6a:	8a78      	ldrh	r0, [r7, #18]
 8000a6c:	f7ff ff00 	bl	8000870 <lcd_ILI_set_write_area>

    // Copy the buffer to LCD GRAM
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	e009      	b.n	8000a8a <lcd_ILI_display_frame+0x6a>
    {
        LCD_DATA = buf[i];
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	4a09      	ldr	r2, [pc, #36]	; (8000aa4 <lcd_ILI_display_frame+0x84>)
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	8013      	strh	r3, [r2, #0]
    for (uint32_t i = 0; i < buf_width * buf_height; i++)
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	3301      	adds	r3, #1
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	887b      	ldrh	r3, [r7, #2]
 8000a8c:	883a      	ldrh	r2, [r7, #0]
 8000a8e:	fb02 f303 	mul.w	r3, r2, r3
 8000a92:	461a      	mov	r2, r3
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d3ed      	bcc.n	8000a76 <lcd_ILI_display_frame+0x56>
    }
}
 8000a9a:	bf00      	nop
 8000a9c:	bf00      	nop
 8000a9e:	3718      	adds	r7, #24
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	60100000 	.word	0x60100000

08000aa8 <lcd_ILI_get_draw_addr>:


// fpga comm side
uint16_t* lcd_ILI_get_draw_addr()
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	lcd_ILI_set_write_area(0, 0, LCD_ILI_WIDTH - 1, LCD_ILI_HEIGHT - 1);
 8000aac:	2377      	movs	r3, #119	; 0x77
 8000aae:	229f      	movs	r2, #159	; 0x9f
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f7ff fedc 	bl	8000870 <lcd_ILI_set_write_area>
	return (uint16_t*)LCD_DATA_ADDR;
 8000ab8:	4b01      	ldr	r3, [pc, #4]	; (8000ac0 <lcd_ILI_get_draw_addr+0x18>)
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	60100000 	.word	0x60100000

08000ac4 <lcd_ILI_get_subframe_RGB565>:

void lcd_ILI_get_subframe_RGB565(uint16_t *buf, uint16_t w, uint16_t h)
{
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b089      	sub	sp, #36	; 0x24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	807b      	strh	r3, [r7, #2]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	803b      	strh	r3, [r7, #0]
    uint16_t x0 = (LCD_ILI_WIDTH  - w) / 2;
 8000ad4:	887b      	ldrh	r3, [r7, #2]
 8000ad6:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000ada:	0fda      	lsrs	r2, r3, #31
 8000adc:	4413      	add	r3, r2
 8000ade:	105b      	asrs	r3, r3, #1
 8000ae0:	833b      	strh	r3, [r7, #24]
    uint16_t y0 = (LCD_ILI_HEIGHT - h) / 2;
 8000ae2:	883b      	ldrh	r3, [r7, #0]
 8000ae4:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8000ae8:	0fda      	lsrs	r2, r3, #31
 8000aea:	4413      	add	r3, r2
 8000aec:	105b      	asrs	r3, r3, #1
 8000aee:	82fb      	strh	r3, [r7, #22]

    uint32_t idx = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61fb      	str	r3, [r7, #28]

        lcd_ILI_set_read_area(
            x0, y0,
            x0 + w - 1,
 8000af4:	8b3a      	ldrh	r2, [r7, #24]
 8000af6:	887b      	ldrh	r3, [r7, #2]
 8000af8:	4413      	add	r3, r2
 8000afa:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 8000afc:	3b01      	subs	r3, #1
 8000afe:	b29c      	uxth	r4, r3
			y0 + h - 1
 8000b00:	8afa      	ldrh	r2, [r7, #22]
 8000b02:	883b      	ldrh	r3, [r7, #0]
 8000b04:	4413      	add	r3, r2
 8000b06:	b29b      	uxth	r3, r3
        lcd_ILI_set_read_area(
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	8af9      	ldrh	r1, [r7, #22]
 8000b0e:	8b38      	ldrh	r0, [r7, #24]
 8000b10:	4622      	mov	r2, r4
 8000b12:	f7ff fef9 	bl	8000908 <lcd_ILI_set_read_area>
        );


        for (uint16_t i = 0; i < w*h/2; i++)
 8000b16:	2300      	movs	r3, #0
 8000b18:	837b      	strh	r3, [r7, #26]
 8000b1a:	e05c      	b.n	8000bd6 <lcd_ILI_get_subframe_RGB565+0x112>
        {
            /* RGB666 read (3 reads per pixel) */
            uint16_t d0 = read_data();
 8000b1c:	f000 f88a 	bl	8000c34 <read_data>
 8000b20:	4603      	mov	r3, r0
 8000b22:	82bb      	strh	r3, [r7, #20]
            uint16_t d1 = read_data();
 8000b24:	f000 f886 	bl	8000c34 <read_data>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	827b      	strh	r3, [r7, #18]
            uint16_t d2 = read_data();
 8000b2c:	f000 f882 	bl	8000c34 <read_data>
 8000b30:	4603      	mov	r3, r0
 8000b32:	823b      	strh	r3, [r7, #16]

            uint8_t r1 = d0 >> 8;
 8000b34:	8abb      	ldrh	r3, [r7, #20]
 8000b36:	0a1b      	lsrs	r3, r3, #8
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	73fb      	strb	r3, [r7, #15]
            uint8_t g1 = d0 & 0xFF;
 8000b3c:	8abb      	ldrh	r3, [r7, #20]
 8000b3e:	73bb      	strb	r3, [r7, #14]
            uint8_t b1 = d1 >> 8;
 8000b40:	8a7b      	ldrh	r3, [r7, #18]
 8000b42:	0a1b      	lsrs	r3, r3, #8
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	737b      	strb	r3, [r7, #13]

            uint8_t r2 = d1 & 0xFF;
 8000b48:	8a7b      	ldrh	r3, [r7, #18]
 8000b4a:	733b      	strb	r3, [r7, #12]
            uint8_t g2 = d2 >> 8;
 8000b4c:	8a3b      	ldrh	r3, [r7, #16]
 8000b4e:	0a1b      	lsrs	r3, r3, #8
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	72fb      	strb	r3, [r7, #11]
            uint8_t b2 = d2 & 0xFF;
 8000b54:	8a3b      	ldrh	r3, [r7, #16]
 8000b56:	72bb      	strb	r3, [r7, #10]


            buf[idx++] =
                ((r1 & 0xF8) << 8) |
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000b62:	f023 0307 	bic.w	r3, r3, #7
 8000b66:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 8000b68:	7bbb      	ldrb	r3, [r7, #14]
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	b21b      	sxth	r3, r3
 8000b6e:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000b72:	b21b      	sxth	r3, r3
                ((r1 & 0xF8) << 8) |
 8000b74:	4313      	orrs	r3, r2
 8000b76:	b21a      	sxth	r2, r3
                ((g1 & 0xFC) << 3) |
 8000b78:	7b7b      	ldrb	r3, [r7, #13]
 8000b7a:	08db      	lsrs	r3, r3, #3
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	b21b      	sxth	r3, r3
 8000b80:	4313      	orrs	r3, r2
 8000b82:	b219      	sxth	r1, r3
            buf[idx++] =
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	61fa      	str	r2, [r7, #28]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	4413      	add	r3, r2
                ((g1 & 0xFC) << 3) |
 8000b90:	b28a      	uxth	r2, r1
            buf[idx++] =
 8000b92:	801a      	strh	r2, [r3, #0]
                (b1 >> 3);

            buf[idx++] =
                ((r2 & 0xF8) << 8) |
 8000b94:	7b3b      	ldrb	r3, [r7, #12]
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b21b      	sxth	r3, r3
 8000b9a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000b9e:	f023 0307 	bic.w	r3, r3, #7
 8000ba2:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 8000ba4:	7afb      	ldrb	r3, [r7, #11]
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000bae:	b21b      	sxth	r3, r3
                ((r2 & 0xF8) << 8) |
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	b21a      	sxth	r2, r3
                ((g2 & 0xFC) << 3) |
 8000bb4:	7abb      	ldrb	r3, [r7, #10]
 8000bb6:	08db      	lsrs	r3, r3, #3
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	b21b      	sxth	r3, r3
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	b219      	sxth	r1, r3
            buf[idx++] =
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	1c5a      	adds	r2, r3, #1
 8000bc4:	61fa      	str	r2, [r7, #28]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	4413      	add	r3, r2
                ((g2 & 0xFC) << 3) |
 8000bcc:	b28a      	uxth	r2, r1
            buf[idx++] =
 8000bce:	801a      	strh	r2, [r3, #0]
        for (uint16_t i = 0; i < w*h/2; i++)
 8000bd0:	8b7b      	ldrh	r3, [r7, #26]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	837b      	strh	r3, [r7, #26]
 8000bd6:	8b7a      	ldrh	r2, [r7, #26]
 8000bd8:	887b      	ldrh	r3, [r7, #2]
 8000bda:	8839      	ldrh	r1, [r7, #0]
 8000bdc:	fb01 f303 	mul.w	r3, r1, r3
 8000be0:	0fd9      	lsrs	r1, r3, #31
 8000be2:	440b      	add	r3, r1
 8000be4:	105b      	asrs	r3, r3, #1
 8000be6:	429a      	cmp	r2, r3
 8000be8:	db98      	blt.n	8000b1c <lcd_ILI_get_subframe_RGB565+0x58>
                (b2 >> 3);
        }
}
 8000bea:	bf00      	nop
 8000bec:	bf00      	nop
 8000bee:	3724      	adds	r7, #36	; 0x24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd90      	pop	{r4, r7, pc}

08000bf4 <write_cmd>:
}


/*** Internal Function Defines ***/
inline static void write_cmd(uint16_t cmd)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	80fb      	strh	r3, [r7, #6]
	LCD_CMD = cmd;
 8000bfe:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	8013      	strh	r3, [r2, #0]
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
	...

08000c14 <write_data>:

inline static void write_data(uint16_t data)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	80fb      	strh	r3, [r7, #6]
	LCD_DATA = data;
 8000c1e:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <write_data+0x1c>)
 8000c20:	88fb      	ldrh	r3, [r7, #6]
 8000c22:	8013      	strh	r3, [r2, #0]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	60100000 	.word	0x60100000

08000c34 <read_data>:

inline static uint16_t read_data()
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
	uint16_t data = LCD_DATA;
 8000c3a:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <read_data+0x1c>)
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	80fb      	strh	r3, [r7, #6]
	return data;
 8000c40:	88fb      	ldrh	r3, [r7, #6]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	60100000 	.word	0x60100000

08000c54 <HAL_TIM_IC_CaptureCallback>:
	{GPIOA, GPIO_PIN_1,  &htim8, TIM_CHANNEL_1}
};

// ======================= CALLBACK ===========================
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    // 1) Map htim->Channel (HAL_TIM_ACTIVE_CHANNEL_x)  TIM_CHANNEL_x
    uint32_t active_channel = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]

    switch(htim->Channel)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	7f1b      	ldrb	r3, [r3, #28]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	2b07      	cmp	r3, #7
 8000c68:	f200 817a 	bhi.w	8000f60 <HAL_TIM_IC_CaptureCallback+0x30c>
 8000c6c:	a201      	add	r2, pc, #4	; (adr r2, 8000c74 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c72:	bf00      	nop
 8000c74:	08000c95 	.word	0x08000c95
 8000c78:	08000c9b 	.word	0x08000c9b
 8000c7c:	08000f61 	.word	0x08000f61
 8000c80:	08000ca1 	.word	0x08000ca1
 8000c84:	08000f61 	.word	0x08000f61
 8000c88:	08000f61 	.word	0x08000f61
 8000c8c:	08000f61 	.word	0x08000f61
 8000c90:	08000ca7 	.word	0x08000ca7
    {
        case HAL_TIM_ACTIVE_CHANNEL_1: active_channel = TIM_CHANNEL_1; break;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	e008      	b.n	8000cac <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_2: active_channel = TIM_CHANNEL_2; break;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e005      	b.n	8000cac <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_3: active_channel = TIM_CHANNEL_3; break;
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	617b      	str	r3, [r7, #20]
 8000ca4:	e002      	b.n	8000cac <HAL_TIM_IC_CaptureCallback+0x58>
        case HAL_TIM_ACTIVE_CHANNEL_4: active_channel = TIM_CHANNEL_4; break;
 8000ca6:	230c      	movs	r3, #12
 8000ca8:	617b      	str	r3, [r7, #20]
 8000caa:	bf00      	nop
        default: return;    // Khng khp th thot
    }

    // 2) Tm sensor tng ng
    for(int i = 0; i < 1; i++)
 8000cac:	2300      	movs	r3, #0
 8000cae:	613b      	str	r3, [r7, #16]
 8000cb0:	e151      	b.n	8000f56 <HAL_TIM_IC_CaptureCallback+0x302>
    {
        Sensor_t *s = &sensors[i];
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	00db      	lsls	r3, r3, #3
 8000cb8:	4413      	add	r3, r2
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	4a99      	ldr	r2, [pc, #612]	; (8000f24 <HAL_TIM_IC_CaptureCallback+0x2d0>)
 8000cbe:	4413      	add	r3, r2
 8000cc0:	60bb      	str	r3, [r7, #8]

        // so snh timer v channel
        if(htim == s->htim && active_channel == s->TIM_Channel)
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	f040 8141 	bne.w	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	68db      	ldr	r3, [r3, #12]
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f040 813b 	bne.w	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
        {
            if(s->Is_First_Captured == 0)
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	7f1b      	ldrb	r3, [r3, #28]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d16a      	bne.n	8000db8 <HAL_TIM_IC_CaptureCallback+0x164>
            {
                s->IC_Value1 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f006 ff2b 	bl	8007b44 <HAL_TIM_ReadCapturedValue>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	611a      	str	r2, [r3, #16]
                s->Is_First_Captured = 1;
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	771a      	strb	r2, [r3, #28]

                // i sang bt FALLING
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d108      	bne.n	8000d14 <HAL_TIM_IC_CaptureCallback+0xc0>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	6a1a      	ldr	r2, [r3, #32]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f022 020a 	bic.w	r2, r2, #10
 8000d10:	621a      	str	r2, [r3, #32]
 8000d12:	e021      	b.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	2b04      	cmp	r3, #4
 8000d1a:	d108      	bne.n	8000d2e <HAL_TIM_IC_CaptureCallback+0xda>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	6a1b      	ldr	r3, [r3, #32]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	6812      	ldr	r2, [r2, #0]
 8000d26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000d2a:	6213      	str	r3, [r2, #32]
 8000d2c:	e014      	b.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	2b08      	cmp	r3, #8
 8000d34:	d108      	bne.n	8000d48 <HAL_TIM_IC_CaptureCallback+0xf4>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	6a1b      	ldr	r3, [r3, #32]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	6812      	ldr	r2, [r2, #0]
 8000d40:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000d44:	6213      	str	r3, [r2, #32]
 8000d46:	e007      	b.n	8000d58 <HAL_TIM_IC_CaptureCallback+0x104>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	6812      	ldr	r2, [r2, #0]
 8000d52:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000d56:	6213      	str	r3, [r2, #32]
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d108      	bne.n	8000d72 <HAL_TIM_IC_CaptureCallback+0x11e>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	6a1a      	ldr	r2, [r3, #32]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f042 0202 	orr.w	r2, r2, #2
 8000d6e:	621a      	str	r2, [r3, #32]
 8000d70:	e0ee      	b.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	d108      	bne.n	8000d8c <HAL_TIM_IC_CaptureCallback+0x138>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	f043 0320 	orr.w	r3, r3, #32
 8000d88:	6213      	str	r3, [r2, #32]
 8000d8a:	e0e1      	b.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	2b08      	cmp	r3, #8
 8000d92:	d108      	bne.n	8000da6 <HAL_TIM_IC_CaptureCallback+0x152>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	6a1b      	ldr	r3, [r3, #32]
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	6812      	ldr	r2, [r2, #0]
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da2:	6213      	str	r3, [r2, #32]
 8000da4:	e0d4      	b.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000db4:	6213      	str	r3, [r2, #32]
 8000db6:	e0cb      	b.n	8000f50 <HAL_TIM_IC_CaptureCallback+0x2fc>
            }
            else
            {
                s->IC_Value2 = HAL_TIM_ReadCapturedValue(htim, s->TIM_Channel);
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f006 fec0 	bl	8007b44 <HAL_TIM_ReadCapturedValue>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	615a      	str	r2, [r3, #20]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	625a      	str	r2, [r3, #36]	; 0x24

                if(s->IC_Value2 >= s->IC_Value1)
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	695a      	ldr	r2, [r3, #20]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	691b      	ldr	r3, [r3, #16]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d307      	bcc.n	8000dee <HAL_TIM_IC_CaptureCallback+0x19a>
                    s->Difference = s->IC_Value2 - s->IC_Value1;
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	695a      	ldr	r2, [r3, #20]
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	691b      	ldr	r3, [r3, #16]
 8000de6:	1ad2      	subs	r2, r2, r3
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	619a      	str	r2, [r3, #24]
 8000dec:	e009      	b.n	8000e02 <HAL_TIM_IC_CaptureCallback+0x1ae>
                else
                    s->Difference = (0xFFFF - s->IC_Value1) + s->IC_Value2;
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	695a      	ldr	r2, [r3, #20]
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	691b      	ldr	r3, [r3, #16]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000dfc:	33ff      	adds	r3, #255	; 0xff
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	6193      	str	r3, [r2, #24]

                s->Distance = s->Difference * 0.034f / 2.0f;
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	ee07 3a90 	vmov	s15, r3
 8000e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e0e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8000f28 <HAL_TIM_IC_CaptureCallback+0x2d4>
 8000e12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e16:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000e1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	edc3 7a08 	vstr	s15, [r3, #32]
                s->Is_First_Captured = 0;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	2200      	movs	r2, #0
 8000e28:	771a      	strb	r2, [r3, #28]

                // Reset polarity v RISING  chun b cho ln o mi
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, s->TIM_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d108      	bne.n	8000e44 <HAL_TIM_IC_CaptureCallback+0x1f0>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6a1a      	ldr	r2, [r3, #32]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f022 020a 	bic.w	r2, r2, #10
 8000e40:	621a      	str	r2, [r3, #32]
 8000e42:	e021      	b.n	8000e88 <HAL_TIM_IC_CaptureCallback+0x234>
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d108      	bne.n	8000e5e <HAL_TIM_IC_CaptureCallback+0x20a>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	6a1b      	ldr	r3, [r3, #32]
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	6812      	ldr	r2, [r2, #0]
 8000e56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000e5a:	6213      	str	r3, [r2, #32]
 8000e5c:	e014      	b.n	8000e88 <HAL_TIM_IC_CaptureCallback+0x234>
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	2b08      	cmp	r3, #8
 8000e64:	d108      	bne.n	8000e78 <HAL_TIM_IC_CaptureCallback+0x224>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	6812      	ldr	r2, [r2, #0]
 8000e70:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8000e74:	6213      	str	r3, [r2, #32]
 8000e76:	e007      	b.n	8000e88 <HAL_TIM_IC_CaptureCallback+0x234>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	6a1b      	ldr	r3, [r3, #32]
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6812      	ldr	r2, [r2, #0]
 8000e82:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8000e86:	6213      	str	r3, [r2, #32]
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d106      	bne.n	8000e9e <HAL_TIM_IC_CaptureCallback+0x24a>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	6a12      	ldr	r2, [r2, #32]
 8000e9a:	621a      	str	r2, [r3, #32]
 8000e9c:	e01b      	b.n	8000ed6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	d106      	bne.n	8000eb4 <HAL_TIM_IC_CaptureCallback+0x260>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	6812      	ldr	r2, [r2, #0]
 8000eae:	6a1b      	ldr	r3, [r3, #32]
 8000eb0:	6213      	str	r3, [r2, #32]
 8000eb2:	e010      	b.n	8000ed6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b08      	cmp	r3, #8
 8000eba:	d106      	bne.n	8000eca <HAL_TIM_IC_CaptureCallback+0x276>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	6812      	ldr	r2, [r2, #0]
 8000ec4:	6a1b      	ldr	r3, [r3, #32]
 8000ec6:	6213      	str	r3, [r2, #32]
 8000ec8:	e005      	b.n	8000ed6 <HAL_TIM_IC_CaptureCallback+0x282>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	6812      	ldr	r2, [r2, #0]
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	6213      	str	r3, [r2, #32]

                // disable interrupt (logic gc ca bn)
                uint32_t it = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
                switch(s->TIM_Channel)
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	2b0c      	cmp	r3, #12
 8000ee0:	d82d      	bhi.n	8000f3e <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000ee2:	a201      	add	r2, pc, #4	; (adr r2, 8000ee8 <HAL_TIM_IC_CaptureCallback+0x294>)
 8000ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee8:	08000f1d 	.word	0x08000f1d
 8000eec:	08000f3f 	.word	0x08000f3f
 8000ef0:	08000f3f 	.word	0x08000f3f
 8000ef4:	08000f3f 	.word	0x08000f3f
 8000ef8:	08000f2d 	.word	0x08000f2d
 8000efc:	08000f3f 	.word	0x08000f3f
 8000f00:	08000f3f 	.word	0x08000f3f
 8000f04:	08000f3f 	.word	0x08000f3f
 8000f08:	08000f33 	.word	0x08000f33
 8000f0c:	08000f3f 	.word	0x08000f3f
 8000f10:	08000f3f 	.word	0x08000f3f
 8000f14:	08000f3f 	.word	0x08000f3f
 8000f18:	08000f39 	.word	0x08000f39
                {
                    case TIM_CHANNEL_1: it = TIM_IT_CC1; break;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e00d      	b.n	8000f3e <HAL_TIM_IC_CaptureCallback+0x2ea>
 8000f22:	bf00      	nop
 8000f24:	20000000 	.word	0x20000000
 8000f28:	3d0b4396 	.word	0x3d0b4396
                    case TIM_CHANNEL_2: it = TIM_IT_CC2; break;
 8000f2c:	2304      	movs	r3, #4
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	e005      	b.n	8000f3e <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_3: it = TIM_IT_CC3; break;
 8000f32:	2308      	movs	r3, #8
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	e002      	b.n	8000f3e <HAL_TIM_IC_CaptureCallback+0x2ea>
                    case TIM_CHANNEL_4: it = TIM_IT_CC4; break;
 8000f38:	2310      	movs	r3, #16
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	bf00      	nop
                }
                __HAL_TIM_DISABLE_IT(htim, it);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	68d9      	ldr	r1, [r3, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	43da      	mvns	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	400a      	ands	r2, r1
 8000f4e:	60da      	str	r2, [r3, #12]
    for(int i = 0; i < 1; i++)
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	3301      	adds	r3, #1
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f77f aeaa 	ble.w	8000cb2 <HAL_TIM_IC_CaptureCallback+0x5e>
 8000f5e:	e000      	b.n	8000f62 <HAL_TIM_IC_CaptureCallback+0x30e>
        default: return;    // Khng khp th thot
 8000f60:	bf00      	nop
            }
        }
    }
}
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <delay>:




void delay(uint16_t time){
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <delay+0x30>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2200      	movs	r2, #0
 8000f78:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim8) < time);
 8000f7a:	bf00      	nop
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <delay+0x30>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f82:	88fb      	ldrh	r3, [r7, #6]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d3f9      	bcc.n	8000f7c <delay+0x14>
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	2000007c 	.word	0x2000007c

08000f9c <HCSR04_GetDis>:

uint8_t HCSR04_GetDis(uint8_t id)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	Sensor_t *s = &sensors[id];
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	00db      	lsls	r3, r3, #3
 8000fac:	4413      	add	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4a23      	ldr	r2, [pc, #140]	; (8001040 <HCSR04_GetDis+0xa4>)
 8000fb2:	4413      	add	r3, r2
 8000fb4:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_SET); // pull trig pin high
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	6818      	ldr	r0, [r3, #0]
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	889b      	ldrh	r3, [r3, #4]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f003 fad9 	bl	8004578 <HAL_GPIO_WritePin>
	delay(10); //delay
 8000fc6:	200a      	movs	r0, #10
 8000fc8:	f7ff ffce 	bl	8000f68 <delay>
	HAL_GPIO_WritePin(s->TRIG_Port, s->TRIG_Pin, GPIO_PIN_RESET); // pull trig pin low
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	6818      	ldr	r0, [r3, #0]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	889b      	ldrh	r3, [r3, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f003 face 	bl	8004578 <HAL_GPIO_WritePin>

	//__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
	//HAL_Delay(60);
	uint32_t it = 0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_1) it = TIM_IT_CC1;
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d101      	bne.n	8000fec <HCSR04_GetDis+0x50>
 8000fe8:	2302      	movs	r3, #2
 8000fea:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_2) it = TIM_IT_CC2;
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d101      	bne.n	8000ff8 <HCSR04_GetDis+0x5c>
 8000ff4:	2304      	movs	r3, #4
 8000ff6:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_3) it = TIM_IT_CC3;
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	2b08      	cmp	r3, #8
 8000ffe:	d101      	bne.n	8001004 <HCSR04_GetDis+0x68>
 8001000:	2308      	movs	r3, #8
 8001002:	60fb      	str	r3, [r7, #12]
	if (s->TIM_Channel == TIM_CHANNEL_4) it = TIM_IT_CC4;
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	2b0c      	cmp	r3, #12
 800100a:	d101      	bne.n	8001010 <HCSR04_GetDis+0x74>
 800100c:	2310      	movs	r3, #16
 800100e:	60fb      	str	r3, [r7, #12]

	__HAL_TIM_ENABLE_IT(s->htim, it);
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	689b      	ldr	r3, [r3, #8]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68d9      	ldr	r1, [r3, #12]
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	430a      	orrs	r2, r1
 8001022:	60da      	str	r2, [r3, #12]
	return (uint8_t)s->Distance;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	edd3 7a08 	vldr	s15, [r3, #32]
 800102a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800102e:	edc7 7a00 	vstr	s15, [r7]
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2db      	uxtb	r3, r3
}
 8001036:	4618      	mov	r0, r3
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000000 	.word	0x20000000

08001044 <fsm_hcsr04_reading>:

uint8_t fsm_hcsr04_reading()
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
    uint8_t dis = HCSR04_GetDis(0);
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ffa6 	bl	8000f9c <HCSR04_GetDis>
 8001050:	4603      	mov	r3, r0
 8001052:	71fb      	strb	r3, [r7, #7]

    last_distance = dis;
 8001054:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <fsm_hcsr04_reading+0x3c>)
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	7013      	strb	r3, [r2, #0]

    /* Update current object state with hysteresis */
    if (dis < ENTER_DIST_CM)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b04      	cmp	r3, #4
 800105e:	d803      	bhi.n	8001068 <fsm_hcsr04_reading+0x24>
    {
        obj_state = OBJECT_PRESENT;
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <fsm_hcsr04_reading+0x40>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
 8001066:	e005      	b.n	8001074 <fsm_hcsr04_reading+0x30>
    }
    else if (dis > EXIT_DIST_CM)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b07      	cmp	r3, #7
 800106c:	d902      	bls.n	8001074 <fsm_hcsr04_reading+0x30>
    {
        obj_state = OBJECT_ABSENT;
 800106e:	4b05      	ldr	r3, [pc, #20]	; (8001084 <fsm_hcsr04_reading+0x40>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
    }
    /* else: keep previous state */
    return dis;
 8001074:	79fb      	ldrb	r3, [r7, #7]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000066 	.word	0x20000066
 8001084:	20000064 	.word	0x20000064

08001088 <is_object_arrived>:


int is_object_arrived(void)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
    int arrived = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]

    if (obj_state == OBJECT_PRESENT &&
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <is_object_arrived+0x34>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d105      	bne.n	80010a6 <is_object_arrived+0x1e>
        last_obj_state == OBJECT_ABSENT)
 800109a:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <is_object_arrived+0x38>)
 800109c:	781b      	ldrb	r3, [r3, #0]
    if (obj_state == OBJECT_PRESENT &&
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d101      	bne.n	80010a6 <is_object_arrived+0x1e>
    {
        arrived = 1;
 80010a2:	2301      	movs	r3, #1
 80010a4:	607b      	str	r3, [r7, #4]
    }

    /* Latch state AFTER checking */
    last_obj_state = obj_state;
 80010a6:	4b05      	ldr	r3, [pc, #20]	; (80010bc <is_object_arrived+0x34>)
 80010a8:	781a      	ldrb	r2, [r3, #0]
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <is_object_arrived+0x38>)
 80010ac:	701a      	strb	r2, [r3, #0]

    return arrived;
 80010ae:	687b      	ldr	r3, [r7, #4]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	20000064 	.word	0x20000064
 80010c0:	20000065 	.word	0x20000065

080010c4 <is_object_present>:

int is_object_present(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	return (obj_state == OBJECT_PRESENT);
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <is_object_present+0x1c>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	bf0c      	ite	eq
 80010d0:	2301      	moveq	r3, #1
 80010d2:	2300      	movne	r3, #0
 80010d4:	b2db      	uxtb	r3, r3
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000064 	.word	0x20000064

080010e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ea:	f000 feb7 	bl	8001e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ee:	f000 f877 	bl	80011e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f2:	f000 fa49 	bl	8001588 <MX_GPIO_Init>
  MX_DMA_Init();
 80010f6:	f000 fa27 	bl	8001548 <MX_DMA_Init>
  MX_DCMI_Init();
 80010fa:	f000 f8df 	bl	80012bc <MX_DCMI_Init>
  MX_FSMC_Init();
 80010fe:	f000 fb27 	bl	8001750 <MX_FSMC_Init>
  MX_I2C2_Init();
 8001102:	f000 f903 	bl	800130c <MX_I2C2_Init>
  MX_TIM2_Init();
 8001106:	f000 f92f 	bl	8001368 <MX_TIM2_Init>
  MX_TIM8_Init();
 800110a:	f000 f9c7 	bl	800149c <MX_TIM8_Init>
  MX_TIM3_Init();
 800110e:	f000 f977 	bl	8001400 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001112:	2100      	movs	r1, #0
 8001114:	4829      	ldr	r0, [pc, #164]	; (80011bc <main+0xd8>)
 8001116:	f006 f981 	bl	800741c <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800111a:	4829      	ldr	r0, [pc, #164]	; (80011c0 <main+0xdc>)
 800111c:	f006 f8be 	bl	800729c <HAL_TIM_Base_Start_IT>

  uint16_t* pData;
  lcd_ILI_init();
 8001120:	f7ff fac2 	bl	80006a8 <lcd_ILI_init>
  HAL_Delay(1000);
 8001124:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001128:	f000 ff0a 	bl	8001f40 <HAL_Delay>
  ov7670_init(&hdcmi, &hdma_dcmi, &hi2c2);
 800112c:	4a25      	ldr	r2, [pc, #148]	; (80011c4 <main+0xe0>)
 800112e:	4926      	ldr	r1, [pc, #152]	; (80011c8 <main+0xe4>)
 8001130:	4826      	ldr	r0, [pc, #152]	; (80011cc <main+0xe8>)
 8001132:	f7ff f9c5 	bl	80004c0 <ov7670_init>
  ov7670_config();
 8001136:	f7ff f9fd 	bl	8000534 <ov7670_config>

  lcd_ILI_draw_rect(0, 0, LCD_ILI_WIDTH, LCD_ILI_HEIGHT, COLOR_RED);
 800113a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2378      	movs	r3, #120	; 0x78
 8001142:	22a0      	movs	r2, #160	; 0xa0
 8001144:	2100      	movs	r1, #0
 8001146:	2000      	movs	r0, #0
 8001148:	f7ff fc2c 	bl	80009a4 <lcd_ILI_draw_rect>
  HAL_Delay(1000);
 800114c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001150:	f000 fef6 	bl	8001f40 <HAL_Delay>
  /* USER CODE BEGIN WHILE */

    while (1)
    {

    	if(is_object_arrived() && !cam_busy)
 8001154:	f7ff ff98 	bl	8001088 <is_object_arrived>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d00e      	beq.n	800117c <main+0x98>
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <main+0xec>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d10a      	bne.n	800117c <main+0x98>
    	{

    		cam_busy = 1;
 8001166:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <main+0xec>)
 8001168:	2201      	movs	r2, #1
 800116a:	601a      	str	r2, [r3, #0]
    		pData = lcd_ILI_get_draw_addr();
 800116c:	f7ff fc9c 	bl	8000aa8 <lcd_ILI_get_draw_addr>
 8001170:	6078      	str	r0, [r7, #4]
    		ov7670_startCap(OV7670_CAP_SINGLE_FRAME, (uint32_t)pData);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4619      	mov	r1, r3
 8001176:	2001      	movs	r0, #1
 8001178:	f7ff fa08 	bl	800058c <ov7670_startCap>
    	}


    	if(frame_captured)
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <main+0xf0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d00f      	beq.n	80011a4 <main+0xc0>
    	{
    		// display back to lcd for debugging //
    		lcd_ILI_get_subframe_RGB565(fpga_buf, FRAME_WIDTH, FRAME_HEIGHT);
 8001184:	2278      	movs	r2, #120	; 0x78
 8001186:	21a0      	movs	r1, #160	; 0xa0
 8001188:	4813      	ldr	r0, [pc, #76]	; (80011d8 <main+0xf4>)
 800118a:	f7ff fc9b 	bl	8000ac4 <lcd_ILI_get_subframe_RGB565>
    		lcd_ILI_display_frame(fpga_buf, FRAME_WIDTH, FRAME_HEIGHT);
 800118e:	2278      	movs	r2, #120	; 0x78
 8001190:	21a0      	movs	r1, #160	; 0xa0
 8001192:	4811      	ldr	r0, [pc, #68]	; (80011d8 <main+0xf4>)
 8001194:	f7ff fc44 	bl	8000a20 <lcd_ILI_display_frame>

    		frame_captured = 0;
 8001198:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <main+0xf0>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
    		cam_busy = 0;
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <main+0xec>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
    	}

    	if(is_object_present()) HAL_GPIO_WritePin(HEART_GPIO_Port, HEART_Pin, 1);
 80011a4:	f7ff ff8e 	bl	80010c4 <is_object_present>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0d2      	beq.n	8001154 <main+0x70>
 80011ae:	2201      	movs	r2, #1
 80011b0:	2102      	movs	r1, #2
 80011b2:	480a      	ldr	r0, [pc, #40]	; (80011dc <main+0xf8>)
 80011b4:	f003 f9e0 	bl	8004578 <HAL_GPIO_WritePin>
    	if(is_object_arrived() && !cam_busy)
 80011b8:	e7cc      	b.n	8001154 <main+0x70>
 80011ba:	bf00      	nop
 80011bc:	2000007c 	.word	0x2000007c
 80011c0:	200097c8 	.word	0x200097c8
 80011c4:	200096c4 	.word	0x200096c4
 80011c8:	20009718 	.word	0x20009718
 80011cc:	20009810 	.word	0x20009810
 80011d0:	2000006c 	.word	0x2000006c
 80011d4:	20000068 	.word	0x20000068
 80011d8:	200000c4 	.word	0x200000c4
 80011dc:	40021000 	.word	0x40021000

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b094      	sub	sp, #80	; 0x50
 80011e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e6:	f107 0320 	add.w	r3, r7, #32
 80011ea:	2230      	movs	r2, #48	; 0x30
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f007 f918 	bl	8008424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	4b2a      	ldr	r3, [pc, #168]	; (80012b4 <SystemClock_Config+0xd4>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	4a29      	ldr	r2, [pc, #164]	; (80012b4 <SystemClock_Config+0xd4>)
 800120e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001212:	6413      	str	r3, [r2, #64]	; 0x40
 8001214:	4b27      	ldr	r3, [pc, #156]	; (80012b4 <SystemClock_Config+0xd4>)
 8001216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001220:	2300      	movs	r3, #0
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <SystemClock_Config+0xd8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a23      	ldr	r2, [pc, #140]	; (80012b8 <SystemClock_Config+0xd8>)
 800122a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <SystemClock_Config+0xd8>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001238:	607b      	str	r3, [r7, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123c:	2302      	movs	r3, #2
 800123e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	2301      	movs	r3, #1
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001244:	2310      	movs	r3, #16
 8001246:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001248:	2302      	movs	r3, #2
 800124a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800124c:	2300      	movs	r3, #0
 800124e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001250:	2308      	movs	r3, #8
 8001252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001254:	23a8      	movs	r3, #168	; 0xa8
 8001256:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001258:	2302      	movs	r3, #2
 800125a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800125c:	2307      	movs	r3, #7
 800125e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	4618      	mov	r0, r3
 8001266:	f005 fabd 	bl	80067e4 <HAL_RCC_OscConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001270:	f000 fb12 	bl	8001898 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001274:	230f      	movs	r3, #15
 8001276:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001278:	2302      	movs	r3, #2
 800127a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001280:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001284:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001286:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800128a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800128c:	f107 030c 	add.w	r3, r7, #12
 8001290:	2105      	movs	r1, #5
 8001292:	4618      	mov	r0, r3
 8001294:	f005 fd1e 	bl	8006cd4 <HAL_RCC_ClockConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800129e:	f000 fafb 	bl	8001898 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2000      	movs	r0, #0
 80012a8:	f005 fdfa 	bl	8006ea0 <HAL_RCC_MCOConfig>
}
 80012ac:	bf00      	nop
 80012ae:	3750      	adds	r7, #80	; 0x50
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40007000 	.word	0x40007000

080012bc <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <MX_DCMI_Init+0x48>)
 80012c2:	4a11      	ldr	r2, [pc, #68]	; (8001308 <MX_DCMI_Init+0x4c>)
 80012c4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_DCMI_Init+0x48>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 80012cc:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <MX_DCMI_Init+0x48>)
 80012ce:	2220      	movs	r2, #32
 80012d0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_DCMI_Init+0x48>)
 80012d4:	2280      	movs	r2, #128	; 0x80
 80012d6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <MX_DCMI_Init+0x48>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_DCMI_Init+0x48>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <MX_DCMI_Init+0x48>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_DCMI_Init+0x48>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <MX_DCMI_Init+0x48>)
 80012f2:	f001 f99f 	bl	8002634 <HAL_DCMI_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 80012fc:	f000 facc 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20009810 	.word	0x20009810
 8001308:	50050000 	.word	0x50050000

0800130c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <MX_I2C2_Init+0x50>)
 8001312:	4a13      	ldr	r2, [pc, #76]	; (8001360 <MX_I2C2_Init+0x54>)
 8001314:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <MX_I2C2_Init+0x50>)
 8001318:	4a12      	ldr	r2, [pc, #72]	; (8001364 <MX_I2C2_Init+0x58>)
 800131a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800131c:	4b0f      	ldr	r3, [pc, #60]	; (800135c <MX_I2C2_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <MX_I2C2_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <MX_I2C2_Init+0x50>)
 800132a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800132e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <MX_I2C2_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001336:	4b09      	ldr	r3, [pc, #36]	; (800135c <MX_I2C2_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <MX_I2C2_Init+0x50>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001342:	4b06      	ldr	r3, [pc, #24]	; (800135c <MX_I2C2_Init+0x50>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	; (800135c <MX_I2C2_Init+0x50>)
 800134a:	f003 f92f 	bl	80045ac <HAL_I2C_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 faa0 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200096c4 	.word	0x200096c4
 8001360:	40005800 	.word	0x40005800
 8001364:	000186a0 	.word	0x000186a0

08001368 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
 8001378:	609a      	str	r2, [r3, #8]
 800137a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800137c:	463b      	mov	r3, r7
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <MX_TIM2_Init+0x94>)
 8001386:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <MX_TIM2_Init+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001392:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <MX_TIM2_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16;
 8001398:	4b18      	ldr	r3, [pc, #96]	; (80013fc <MX_TIM2_Init+0x94>)
 800139a:	2210      	movs	r2, #16
 800139c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <MX_TIM2_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a4:	4b15      	ldr	r3, [pc, #84]	; (80013fc <MX_TIM2_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013aa:	4814      	ldr	r0, [pc, #80]	; (80013fc <MX_TIM2_Init+0x94>)
 80013ac:	f005 ff26 	bl	80071fc <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80013b6:	f000 fa6f 	bl	8001898 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013c0:	f107 0308 	add.w	r3, r7, #8
 80013c4:	4619      	mov	r1, r3
 80013c6:	480d      	ldr	r0, [pc, #52]	; (80013fc <MX_TIM2_Init+0x94>)
 80013c8:	f006 faf4 	bl	80079b4 <HAL_TIM_ConfigClockSource>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80013d2:	f000 fa61 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013de:	463b      	mov	r3, r7
 80013e0:	4619      	mov	r1, r3
 80013e2:	4806      	ldr	r0, [pc, #24]	; (80013fc <MX_TIM2_Init+0x94>)
 80013e4:	f006 fe9a 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80013ee:	f000 fa53 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	3718      	adds	r7, #24
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20009850 	.word	0x20009850

08001400 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0308 	add.w	r3, r7, #8
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	463b      	mov	r3, r7
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141c:	4b1d      	ldr	r3, [pc, #116]	; (8001494 <MX_TIM3_Init+0x94>)
 800141e:	4a1e      	ldr	r2, [pc, #120]	; (8001498 <MX_TIM3_Init+0x98>)
 8001420:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16799;
 8001422:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <MX_TIM3_Init+0x94>)
 8001424:	f244 129f 	movw	r2, #16799	; 0x419f
 8001428:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <MX_TIM3_Init+0x94>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <MX_TIM3_Init+0x94>)
 8001432:	2263      	movs	r2, #99	; 0x63
 8001434:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001436:	4b17      	ldr	r3, [pc, #92]	; (8001494 <MX_TIM3_Init+0x94>)
 8001438:	2200      	movs	r2, #0
 800143a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143c:	4b15      	ldr	r3, [pc, #84]	; (8001494 <MX_TIM3_Init+0x94>)
 800143e:	2200      	movs	r2, #0
 8001440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001442:	4814      	ldr	r0, [pc, #80]	; (8001494 <MX_TIM3_Init+0x94>)
 8001444:	f005 feda 	bl	80071fc <HAL_TIM_Base_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800144e:	f000 fa23 	bl	8001898 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001452:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001456:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001458:	f107 0308 	add.w	r3, r7, #8
 800145c:	4619      	mov	r1, r3
 800145e:	480d      	ldr	r0, [pc, #52]	; (8001494 <MX_TIM3_Init+0x94>)
 8001460:	f006 faa8 	bl	80079b4 <HAL_TIM_ConfigClockSource>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800146a:	f000 fa15 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001476:	463b      	mov	r3, r7
 8001478:	4619      	mov	r1, r3
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <MX_TIM3_Init+0x94>)
 800147c:	f006 fe4e 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001486:	f000 fa07 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200097c8 	.word	0x200097c8
 8001498:	40000400 	.word	0x40000400

0800149c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b086      	sub	sp, #24
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014ac:	463b      	mov	r3, r7
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014b8:	4b21      	ldr	r3, [pc, #132]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014ba:	4a22      	ldr	r2, [pc, #136]	; (8001544 <MX_TIM8_Init+0xa8>)
 80014bc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 80014be:	4b20      	ldr	r3, [pc, #128]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014c0:	22a7      	movs	r2, #167	; 0xa7
 80014c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c4:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff;
 80014ca:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014d0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d2:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014d8:	4b19      	ldr	r3, [pc, #100]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80014e4:	4816      	ldr	r0, [pc, #88]	; (8001540 <MX_TIM8_Init+0xa4>)
 80014e6:	f005 ff49 	bl	800737c <HAL_TIM_IC_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80014f0:	f000 f9d2 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014fc:	f107 0310 	add.w	r3, r7, #16
 8001500:	4619      	mov	r1, r3
 8001502:	480f      	ldr	r0, [pc, #60]	; (8001540 <MX_TIM8_Init+0xa4>)
 8001504:	f006 fe0a 	bl	800811c <HAL_TIMEx_MasterConfigSynchronization>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800150e:	f000 f9c3 	bl	8001898 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001516:	2301      	movs	r3, #1
 8001518:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001522:	463b      	mov	r3, r7
 8001524:	2200      	movs	r2, #0
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_TIM8_Init+0xa4>)
 800152a:	f006 f9a7 	bl	800787c <HAL_TIM_IC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8001534:	f000 f9b0 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	2000007c 	.word	0x2000007c
 8001544:	40010400 	.word	0x40010400

08001548 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_DMA_Init+0x3c>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a0b      	ldr	r2, [pc, #44]	; (8001584 <MX_DMA_Init+0x3c>)
 8001558:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_DMA_Init+0x3c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2100      	movs	r1, #0
 800156e:	2039      	movs	r0, #57	; 0x39
 8001570:	f000 fde5 	bl	800213e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001574:	2039      	movs	r0, #57	; 0x39
 8001576:	f000 fdfe 	bl	8002176 <HAL_NVIC_EnableIRQ>

}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40023800 	.word	0x40023800

08001588 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	; 0x30
 800158c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	4b65      	ldr	r3, [pc, #404]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	4a64      	ldr	r2, [pc, #400]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015a8:	f043 0310 	orr.w	r3, r3, #16
 80015ac:	6313      	str	r3, [r2, #48]	; 0x30
 80015ae:	4b62      	ldr	r3, [pc, #392]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	4b5e      	ldr	r3, [pc, #376]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a5d      	ldr	r2, [pc, #372]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b5b      	ldr	r3, [pc, #364]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	4b57      	ldr	r3, [pc, #348]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a56      	ldr	r2, [pc, #344]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b54      	ldr	r3, [pc, #336]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	4b50      	ldr	r3, [pc, #320]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a4f      	ldr	r2, [pc, #316]	; (8001738 <MX_GPIO_Init+0x1b0>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b4d      	ldr	r3, [pc, #308]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	4b49      	ldr	r3, [pc, #292]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a48      	ldr	r2, [pc, #288]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b46      	ldr	r3, [pc, #280]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	4b42      	ldr	r3, [pc, #264]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a41      	ldr	r2, [pc, #260]	; (8001738 <MX_GPIO_Init+0x1b0>)
 8001634:	f043 0308 	orr.w	r3, r3, #8
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b3f      	ldr	r3, [pc, #252]	; (8001738 <MX_GPIO_Init+0x1b0>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FSMC_BLK_Pin|HEART_Pin, GPIO_PIN_RESET);
 8001646:	2200      	movs	r2, #0
 8001648:	2142      	movs	r1, #66	; 0x42
 800164a:	483c      	ldr	r0, [pc, #240]	; (800173c <MX_GPIO_Init+0x1b4>)
 800164c:	f002 ff94 	bl	8004578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001656:	483a      	ldr	r0, [pc, #232]	; (8001740 <MX_GPIO_Init+0x1b8>)
 8001658:	f002 ff8e 	bl	8004578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800165c:	2200      	movs	r2, #0
 800165e:	2102      	movs	r1, #2
 8001660:	4838      	ldr	r0, [pc, #224]	; (8001744 <MX_GPIO_Init+0x1bc>)
 8001662:	f002 ff89 	bl	8004578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_BL_Pin, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	2103      	movs	r1, #3
 800166a:	4837      	ldr	r0, [pc, #220]	; (8001748 <MX_GPIO_Init+0x1c0>)
 800166c:	f002 ff84 	bl	8004578 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CAMERA_RESET_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 8001670:	2200      	movs	r2, #0
 8001672:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001676:	4835      	ldr	r0, [pc, #212]	; (800174c <MX_GPIO_Init+0x1c4>)
 8001678:	f002 ff7e 	bl	8004578 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FSMC_BLK_Pin HEART_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|HEART_Pin;
 800167c:	2342      	movs	r3, #66	; 0x42
 800167e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001680:	2301      	movs	r3, #1
 8001682:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2300      	movs	r3, #0
 800168a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800168c:	f107 031c 	add.w	r3, r7, #28
 8001690:	4619      	mov	r1, r3
 8001692:	482a      	ldr	r0, [pc, #168]	; (800173c <MX_GPIO_Init+0x1b4>)
 8001694:	f002 fdd4 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001698:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169e:	2301      	movs	r3, #1
 80016a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a6:	2300      	movs	r3, #0
 80016a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f107 031c 	add.w	r3, r7, #28
 80016ae:	4619      	mov	r1, r3
 80016b0:	4823      	ldr	r0, [pc, #140]	; (8001740 <MX_GPIO_Init+0x1b8>)
 80016b2:	f002 fdc5 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c6:	f107 031c 	add.w	r3, r7, #28
 80016ca:	4619      	mov	r1, r3
 80016cc:	481d      	ldr	r0, [pc, #116]	; (8001744 <MX_GPIO_Init+0x1bc>)
 80016ce:	f002 fdb7 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_BL_Pin;
 80016d2:	2303      	movs	r3, #3
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	4817      	ldr	r0, [pc, #92]	; (8001748 <MX_GPIO_Init+0x1c0>)
 80016ea:	f002 fda9 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAMERA_RESET_Pin PD12 */
  GPIO_InitStruct.Pin = CAMERA_RESET_Pin|GPIO_PIN_12;
 80016ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4619      	mov	r1, r3
 8001706:	4811      	ldr	r0, [pc, #68]	; (800174c <MX_GPIO_Init+0x1c4>)
 8001708:	f002 fd9a 	bl	8004240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800170c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001716:	2301      	movs	r3, #1
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800171e:	2300      	movs	r3, #0
 8001720:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	4806      	ldr	r0, [pc, #24]	; (8001744 <MX_GPIO_Init+0x1bc>)
 800172a:	f002 fd89 	bl	8004240 <HAL_GPIO_Init>

}
 800172e:	bf00      	nop
 8001730:	3730      	adds	r7, #48	; 0x30
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	40021000 	.word	0x40021000
 8001740:	40020800 	.word	0x40020800
 8001744:	40020000 	.word	0x40020000
 8001748:	40020400 	.word	0x40020400
 800174c:	40020c00 	.word	0x40020c00

08001750 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08e      	sub	sp, #56	; 0x38
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]
 8001764:	611a      	str	r2, [r3, #16]
 8001766:	615a      	str	r2, [r3, #20]
 8001768:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800176a:	463b      	mov	r3, r7
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
 8001778:	615a      	str	r2, [r3, #20]
 800177a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800177c:	4b2f      	ldr	r3, [pc, #188]	; (800183c <MX_FSMC_Init+0xec>)
 800177e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001782:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001784:	4b2d      	ldr	r3, [pc, #180]	; (800183c <MX_FSMC_Init+0xec>)
 8001786:	4a2e      	ldr	r2, [pc, #184]	; (8001840 <MX_FSMC_Init+0xf0>)
 8001788:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800178a:	4b2c      	ldr	r3, [pc, #176]	; (800183c <MX_FSMC_Init+0xec>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001790:	4b2a      	ldr	r3, [pc, #168]	; (800183c <MX_FSMC_Init+0xec>)
 8001792:	2200      	movs	r2, #0
 8001794:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001796:	4b29      	ldr	r3, [pc, #164]	; (800183c <MX_FSMC_Init+0xec>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800179c:	4b27      	ldr	r3, [pc, #156]	; (800183c <MX_FSMC_Init+0xec>)
 800179e:	2210      	movs	r2, #16
 80017a0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80017a2:	4b26      	ldr	r3, [pc, #152]	; (800183c <MX_FSMC_Init+0xec>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80017a8:	4b24      	ldr	r3, [pc, #144]	; (800183c <MX_FSMC_Init+0xec>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80017ae:	4b23      	ldr	r3, [pc, #140]	; (800183c <MX_FSMC_Init+0xec>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80017b4:	4b21      	ldr	r3, [pc, #132]	; (800183c <MX_FSMC_Init+0xec>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80017ba:	4b20      	ldr	r3, [pc, #128]	; (800183c <MX_FSMC_Init+0xec>)
 80017bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017c0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80017c2:	4b1e      	ldr	r3, [pc, #120]	; (800183c <MX_FSMC_Init+0xec>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80017c8:	4b1c      	ldr	r3, [pc, #112]	; (800183c <MX_FSMC_Init+0xec>)
 80017ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ce:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <MX_FSMC_Init+0xec>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80017d6:	4b19      	ldr	r3, [pc, #100]	; (800183c <MX_FSMC_Init+0xec>)
 80017d8:	2200      	movs	r2, #0
 80017da:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80017dc:	4b17      	ldr	r3, [pc, #92]	; (800183c <MX_FSMC_Init+0xec>)
 80017de:	2200      	movs	r2, #0
 80017e0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80017e2:	230f      	movs	r3, #15
 80017e4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80017e6:	230f      	movs	r3, #15
 80017e8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80017ea:	233c      	movs	r3, #60	; 0x3c
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80017f2:	2310      	movs	r3, #16
 80017f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80017f6:	2311      	movs	r3, #17
 80017f8:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80017fa:	2300      	movs	r3, #0
 80017fc:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80017fe:	2308      	movs	r3, #8
 8001800:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001802:	230f      	movs	r3, #15
 8001804:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8001806:	2309      	movs	r3, #9
 8001808:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800180e:	2310      	movs	r3, #16
 8001810:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001812:	2311      	movs	r3, #17
 8001814:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800181a:	463a      	mov	r2, r7
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	4619      	mov	r1, r3
 8001822:	4806      	ldr	r0, [pc, #24]	; (800183c <MX_FSMC_Init+0xec>)
 8001824:	f005 fca6 	bl	8007174 <HAL_SRAM_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800182e:	f000 f833 	bl	8001898 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001832:	bf00      	nop
 8001834:	3738      	adds	r7, #56	; 0x38
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20009778 	.word	0x20009778
 8001840:	a0000104 	.word	0xa0000104

08001844 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
static int count = 0;
float dis = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3){
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a0e      	ldr	r2, [pc, #56]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d115      	bne.n	8001882 <HAL_TIM_PeriodElapsedCallback+0x3e>
    	count++;
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3301      	adds	r3, #1
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800185e:	6013      	str	r3, [r2, #0]
    	if(count >= 10)
 8001860:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b09      	cmp	r3, #9
 8001866:	dd0c      	ble.n	8001882 <HAL_TIM_PeriodElapsedCallback+0x3e>
    	{
        	dis = fsm_hcsr04_reading();
 8001868:	f7ff fbec 	bl	8001044 <fsm_hcsr04_reading>
 800186c:	4603      	mov	r3, r0
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001876:	4b07      	ldr	r3, [pc, #28]	; (8001894 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001878:	edc3 7a00 	vstr	s15, [r3]
        	count = 0;
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
    	}
    }

}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40000400 	.word	0x40000400
 8001890:	20000070 	.word	0x20000070
 8001894:	20000074 	.word	0x20000074

08001898 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800189c:	b672      	cpsid	i
}
 800189e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a0:	e7fe      	b.n	80018a0 <Error_Handler+0x8>
	...

080018a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <HAL_MspInit+0x4c>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b2:	4a0f      	ldr	r2, [pc, #60]	; (80018f0 <HAL_MspInit+0x4c>)
 80018b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ba:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <HAL_MspInit+0x4c>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <HAL_MspInit+0x4c>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	4a08      	ldr	r2, [pc, #32]	; (80018f0 <HAL_MspInit+0x4c>)
 80018d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d4:	6413      	str	r3, [r2, #64]	; 0x40
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_MspInit+0x4c>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40023800 	.word	0x40023800

080018f4 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	; 0x30
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 031c 	add.w	r3, r7, #28
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a54      	ldr	r2, [pc, #336]	; (8001a64 <HAL_DCMI_MspInit+0x170>)
 8001912:	4293      	cmp	r3, r2
 8001914:	f040 80a2 	bne.w	8001a5c <HAL_DCMI_MspInit+0x168>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	61bb      	str	r3, [r7, #24]
 800191c:	4b52      	ldr	r3, [pc, #328]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800191e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001920:	4a51      	ldr	r2, [pc, #324]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6353      	str	r3, [r2, #52]	; 0x34
 8001928:	4b4f      	ldr	r3, [pc, #316]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800192a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	61bb      	str	r3, [r7, #24]
 8001932:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	4b4b      	ldr	r3, [pc, #300]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	4a4a      	ldr	r2, [pc, #296]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6313      	str	r3, [r2, #48]	; 0x30
 8001944:	4b48      	ldr	r3, [pc, #288]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	4b44      	ldr	r3, [pc, #272]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001958:	4a43      	ldr	r2, [pc, #268]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800195a:	f043 0304 	orr.w	r3, r3, #4
 800195e:	6313      	str	r3, [r2, #48]	; 0x30
 8001960:	4b41      	ldr	r3, [pc, #260]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001964:	f003 0304 	and.w	r3, r3, #4
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	4b3d      	ldr	r3, [pc, #244]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001974:	4a3c      	ldr	r2, [pc, #240]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	6313      	str	r3, [r2, #48]	; 0x30
 800197c:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <HAL_DCMI_MspInit+0x174>)
 800197e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
 8001988:	f44f 7314 	mov.w	r3, #592	; 0x250
 800198c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001992:	2302      	movs	r3, #2
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800199a:	230d      	movs	r3, #13
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	4619      	mov	r1, r3
 80019a4:	4831      	ldr	r0, [pc, #196]	; (8001a6c <HAL_DCMI_MspInit+0x178>)
 80019a6:	f002 fc4b 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 80019aa:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019b4:	2302      	movs	r3, #2
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b8:	2303      	movs	r3, #3
 80019ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80019bc:	230d      	movs	r3, #13
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	4619      	mov	r1, r3
 80019c6:	482a      	ldr	r0, [pc, #168]	; (8001a70 <HAL_DCMI_MspInit+0x17c>)
 80019c8:	f002 fc3a 	bl	8004240 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80019cc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80019d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d2:	2302      	movs	r3, #2
 80019d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019d6:	2302      	movs	r3, #2
 80019d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019da:	2303      	movs	r3, #3
 80019dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80019de:	230d      	movs	r3, #13
 80019e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e2:	f107 031c 	add.w	r3, r7, #28
 80019e6:	4619      	mov	r1, r3
 80019e8:	4822      	ldr	r0, [pc, #136]	; (8001a74 <HAL_DCMI_MspInit+0x180>)
 80019ea:	f002 fc29 	bl	8004240 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 80019f0:	4a22      	ldr	r2, [pc, #136]	; (8001a7c <HAL_DCMI_MspInit+0x188>)
 80019f2:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 80019f4:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 80019f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019fa:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019fc:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_DISABLE;
 8001a08:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a0e:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a14:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a16:	4b18      	ldr	r3, [pc, #96]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a1c:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8001a24:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8001a30:	4811      	ldr	r0, [pc, #68]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a32:	f000 fe6d 	bl	8002710 <HAL_DMA_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <HAL_DCMI_MspInit+0x14c>
    {
      Error_Handler();
 8001a3c:	f7ff ff2c 	bl	8001898 <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a0d      	ldr	r2, [pc, #52]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a44:	639a      	str	r2, [r3, #56]	; 0x38
 8001a46:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <HAL_DCMI_MspInit+0x184>)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2100      	movs	r1, #0
 8001a50:	204e      	movs	r0, #78	; 0x4e
 8001a52:	f000 fb74 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001a56:	204e      	movs	r0, #78	; 0x4e
 8001a58:	f000 fb8d 	bl	8002176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3730      	adds	r7, #48	; 0x30
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	50050000 	.word	0x50050000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	40020800 	.word	0x40020800
 8001a74:	40020400 	.word	0x40020400
 8001a78:	20009718 	.word	0x20009718
 8001a7c:	40026428 	.word	0x40026428

08001a80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <HAL_I2C_MspInit+0xa4>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d13c      	bne.n	8001b1c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a1f      	ldr	r2, [pc, #124]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001aac:	f043 0302 	orr.w	r3, r3, #2
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b1d      	ldr	r3, [pc, #116]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001abe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac4:	2312      	movs	r3, #18
 8001ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ad0:	2304      	movs	r3, #4
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4814      	ldr	r0, [pc, #80]	; (8001b2c <HAL_I2C_MspInit+0xac>)
 8001adc:	f002 fbb0 	bl	8004240 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	4a0f      	ldr	r2, [pc, #60]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001aea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001aee:	6413      	str	r3, [r2, #64]	; 0x40
 8001af0:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <HAL_I2C_MspInit+0xa8>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	2021      	movs	r0, #33	; 0x21
 8001b02:	f000 fb1c 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001b06:	2021      	movs	r0, #33	; 0x21
 8001b08:	f000 fb35 	bl	8002176 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2022      	movs	r0, #34	; 0x22
 8001b12:	f000 fb14 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001b16:	2022      	movs	r0, #34	; 0x22
 8001b18:	f000 fb2d 	bl	8002176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b1c:	bf00      	nop
 8001b1e:	3728      	adds	r7, #40	; 0x28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40005800 	.word	0x40005800
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020400 	.word	0x40020400

08001b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b40:	d116      	bne.n	8001b70 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a19      	ldr	r2, [pc, #100]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b17      	ldr	r3, [pc, #92]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2100      	movs	r1, #0
 8001b62:	201c      	movs	r0, #28
 8001b64:	f000 faeb 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b68:	201c      	movs	r0, #28
 8001b6a:	f000 fb04 	bl	8002176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b6e:	e01a      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0f      	ldr	r2, [pc, #60]	; (8001bb4 <HAL_TIM_Base_MspInit+0x84>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d115      	bne.n	8001ba6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b82:	4a0b      	ldr	r2, [pc, #44]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6413      	str	r3, [r2, #64]	; 0x40
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <HAL_TIM_Base_MspInit+0x80>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	201d      	movs	r0, #29
 8001b9c:	f000 facf 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ba0:	201d      	movs	r0, #29
 8001ba2:	f000 fae8 	bl	8002176 <HAL_NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40000400 	.word	0x40000400

08001bb8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	; 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1d      	ldr	r2, [pc, #116]	; (8001c4c <HAL_TIM_IC_MspInit+0x94>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d133      	bne.n	8001c42 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be2:	4a1b      	ldr	r2, [pc, #108]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bea:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a14      	ldr	r2, [pc, #80]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_TIM_IC_MspInit+0x98>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c12:	2340      	movs	r3, #64	; 0x40
 8001c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001c22:	2303      	movs	r3, #3
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4809      	ldr	r0, [pc, #36]	; (8001c54 <HAL_TIM_IC_MspInit+0x9c>)
 8001c2e:	f002 fb07 	bl	8004240 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8001c32:	2200      	movs	r2, #0
 8001c34:	2100      	movs	r1, #0
 8001c36:	202e      	movs	r0, #46	; 0x2e
 8001c38:	f000 fa81 	bl	800213e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001c3c:	202e      	movs	r0, #46	; 0x2e
 8001c3e:	f000 fa9a 	bl	8002176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001c42:	bf00      	nop
 8001c44:	3728      	adds	r7, #40	; 0x28
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40010400 	.word	0x40010400
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020800 	.word	0x40020800

08001c58 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <HAL_FSMC_MspInit+0x88>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d131      	bne.n	8001cd8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001c74:	4b1a      	ldr	r3, [pc, #104]	; (8001ce0 <HAL_FSMC_MspInit+0x88>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	603b      	str	r3, [r7, #0]
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <HAL_FSMC_MspInit+0x8c>)
 8001c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c82:	4a18      	ldr	r2, [pc, #96]	; (8001ce4 <HAL_FSMC_MspInit+0x8c>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6393      	str	r3, [r2, #56]	; 0x38
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <HAL_FSMC_MspInit+0x8c>)
 8001c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	603b      	str	r3, [r7, #0]
 8001c94:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001c96:	f64f 7388 	movw	r3, #65416	; 0xff88
 8001c9a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ca8:	230c      	movs	r3, #12
 8001caa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480d      	ldr	r0, [pc, #52]	; (8001ce8 <HAL_FSMC_MspInit+0x90>)
 8001cb2:	f002 fac5 	bl	8004240 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001cb6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001cba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001cc8:	230c      	movs	r3, #12
 8001cca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4806      	ldr	r0, [pc, #24]	; (8001cec <HAL_FSMC_MspInit+0x94>)
 8001cd2:	f002 fab5 	bl	8004240 <HAL_GPIO_Init>
 8001cd6:	e000      	b.n	8001cda <HAL_FSMC_MspInit+0x82>
    return;
 8001cd8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000078 	.word	0x20000078
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40020c00 	.word	0x40020c00

08001cf0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001cf8:	f7ff ffae 	bl	8001c58 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d08:	e7fe      	b.n	8001d08 <NMI_Handler+0x4>

08001d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0e:	e7fe      	b.n	8001d0e <HardFault_Handler+0x4>

08001d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d14:	e7fe      	b.n	8001d14 <MemManage_Handler+0x4>

08001d16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d1a:	e7fe      	b.n	8001d1a <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d50:	f000 f8d6 	bl	8001f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d5c:	4802      	ldr	r0, [pc, #8]	; (8001d68 <TIM2_IRQHandler+0x10>)
 8001d5e:	f005 fc85 	bl	800766c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20009850 	.word	0x20009850

08001d6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <TIM3_IRQHandler+0x10>)
 8001d72:	f005 fc7b 	bl	800766c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	200097c8 	.word	0x200097c8

08001d80 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <I2C2_EV_IRQHandler+0x10>)
 8001d86:	f002 fe53 	bl	8004a30 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200096c4 	.word	0x200096c4

08001d94 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001d98:	4802      	ldr	r0, [pc, #8]	; (8001da4 <I2C2_ER_IRQHandler+0x10>)
 8001d9a:	f002 ffba 	bl	8004d12 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200096c4 	.word	0x200096c4

08001da8 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001dac:	4802      	ldr	r0, [pc, #8]	; (8001db8 <TIM8_CC_IRQHandler+0x10>)
 8001dae:	f005 fc5d 	bl	800766c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000007c 	.word	0x2000007c

08001dbc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <DMA2_Stream1_IRQHandler+0x10>)
 8001dc2:	f000 fe3d 	bl	8002a40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20009718 	.word	0x20009718

08001dd0 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001dd4:	4802      	ldr	r0, [pc, #8]	; (8001de0 <DCMI_IRQHandler+0x10>)
 8001dd6:	f000 fae5 	bl	80023a4 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20009810 	.word	0x20009810

08001de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <SystemInit+0x20>)
 8001dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <SystemInit+0x20>)
 8001df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e0c:	480d      	ldr	r0, [pc, #52]	; (8001e44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e0e:	490e      	ldr	r1, [pc, #56]	; (8001e48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e10:	4a0e      	ldr	r2, [pc, #56]	; (8001e4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e14:	e002      	b.n	8001e1c <LoopCopyDataInit>

08001e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1a:	3304      	adds	r3, #4

08001e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e20:	d3f9      	bcc.n	8001e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e22:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e24:	4c0b      	ldr	r4, [pc, #44]	; (8001e54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e28:	e001      	b.n	8001e2e <LoopFillZerobss>

08001e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e2c:	3204      	adds	r2, #4

08001e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e30:	d3fb      	bcc.n	8001e2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e32:	f7ff ffd7 	bl	8001de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e36:	f006 fad1 	bl	80083dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e3a:	f7ff f953 	bl	80010e4 <main>
  bx  lr    
 8001e3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e48:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001e4c:	080084d8 	.word	0x080084d8
  ldr r2, =_sbss
 8001e50:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001e54:	2000989c 	.word	0x2000989c

08001e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <ADC_IRQHandler>
	...

08001e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e60:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <HAL_Init+0x40>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <HAL_Init+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_Init+0x40>)
 8001e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_Init+0x40>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_Init+0x40>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f000 f94f 	bl	8002128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8a:	200f      	movs	r0, #15
 8001e8c:	f000 f808 	bl	8001ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e90:	f7ff fd08 	bl	80018a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_InitTick+0x54>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_InitTick+0x58>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 f967 	bl	8002192 <HAL_SYSTICK_Config>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e00e      	b.n	8001eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b0f      	cmp	r3, #15
 8001ed2:	d80a      	bhi.n	8001eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8001edc:	f000 f92f 	bl	800213e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee0:	4a06      	ldr	r2, [pc, #24]	; (8001efc <HAL_InitTick+0x5c>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000024 	.word	0x20000024
 8001ef8:	2000002c 	.word	0x2000002c
 8001efc:	20000028 	.word	0x20000028

08001f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_IncTick+0x20>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <HAL_IncTick+0x24>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <HAL_IncTick+0x24>)
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	2000002c 	.word	0x2000002c
 8001f24:	20009898 	.word	0x20009898

08001f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <HAL_GetTick+0x14>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	20009898 	.word	0x20009898

08001f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff ffee 	bl	8001f28 <HAL_GetTick>
 8001f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d005      	beq.n	8001f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <HAL_Delay+0x44>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f66:	bf00      	nop
 8001f68:	f7ff ffde 	bl	8001f28 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f7      	bhi.n	8001f68 <HAL_Delay+0x28>
  {
  }
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000002c 	.word	0x2000002c

08001f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fba:	4a04      	ldr	r2, [pc, #16]	; (8001fcc <__NVIC_SetPriorityGrouping+0x44>)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	60d3      	str	r3, [r2, #12]
}
 8001fc0:	bf00      	nop
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	f003 0307 	and.w	r3, r3, #7
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	db0b      	blt.n	8002016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	f003 021f 	and.w	r2, r3, #31
 8002004:	4907      	ldr	r1, [pc, #28]	; (8002024 <__NVIC_EnableIRQ+0x38>)
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	095b      	lsrs	r3, r3, #5
 800200c:	2001      	movs	r0, #1
 800200e:	fa00 f202 	lsl.w	r2, r0, r2
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100

08002028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	6039      	str	r1, [r7, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	db0a      	blt.n	8002052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	b2da      	uxtb	r2, r3
 8002040:	490c      	ldr	r1, [pc, #48]	; (8002074 <__NVIC_SetPriority+0x4c>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	0112      	lsls	r2, r2, #4
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	440b      	add	r3, r1
 800204c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002050:	e00a      	b.n	8002068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	b2da      	uxtb	r2, r3
 8002056:	4908      	ldr	r1, [pc, #32]	; (8002078 <__NVIC_SetPriority+0x50>)
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	3b04      	subs	r3, #4
 8002060:	0112      	lsls	r2, r2, #4
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	440b      	add	r3, r1
 8002066:	761a      	strb	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000e100 	.word	0xe000e100
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f1c3 0307 	rsb	r3, r3, #7
 8002096:	2b04      	cmp	r3, #4
 8002098:	bf28      	it	cs
 800209a:	2304      	movcs	r3, #4
 800209c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3304      	adds	r3, #4
 80020a2:	2b06      	cmp	r3, #6
 80020a4:	d902      	bls.n	80020ac <NVIC_EncodePriority+0x30>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	3b03      	subs	r3, #3
 80020aa:	e000      	b.n	80020ae <NVIC_EncodePriority+0x32>
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b0:	f04f 32ff 	mov.w	r2, #4294967295
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43da      	mvns	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	401a      	ands	r2, r3
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c4:	f04f 31ff 	mov.w	r1, #4294967295
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	fa01 f303 	lsl.w	r3, r1, r3
 80020ce:	43d9      	mvns	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	4313      	orrs	r3, r2
         );
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3724      	adds	r7, #36	; 0x24
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f4:	d301      	bcc.n	80020fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f6:	2301      	movs	r3, #1
 80020f8:	e00f      	b.n	800211a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020fa:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <SysTick_Config+0x40>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3b01      	subs	r3, #1
 8002100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002102:	210f      	movs	r1, #15
 8002104:	f04f 30ff 	mov.w	r0, #4294967295
 8002108:	f7ff ff8e 	bl	8002028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800210c:	4b05      	ldr	r3, [pc, #20]	; (8002124 <SysTick_Config+0x40>)
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002112:	4b04      	ldr	r3, [pc, #16]	; (8002124 <SysTick_Config+0x40>)
 8002114:	2207      	movs	r2, #7
 8002116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	e000e010 	.word	0xe000e010

08002128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f7ff ff29 	bl	8001f88 <__NVIC_SetPriorityGrouping>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800213e:	b580      	push	{r7, lr}
 8002140:	b086      	sub	sp, #24
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	607a      	str	r2, [r7, #4]
 800214a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002150:	f7ff ff3e 	bl	8001fd0 <__NVIC_GetPriorityGrouping>
 8002154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	68b9      	ldr	r1, [r7, #8]
 800215a:	6978      	ldr	r0, [r7, #20]
 800215c:	f7ff ff8e 	bl	800207c <NVIC_EncodePriority>
 8002160:	4602      	mov	r2, r0
 8002162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff5d 	bl	8002028 <__NVIC_SetPriority>
}
 800216e:	bf00      	nop
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	4603      	mov	r3, r0
 800217e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff ff31 	bl	8001fec <__NVIC_EnableIRQ>
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b082      	sub	sp, #8
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7ff ffa2 	bl	80020e4 <SysTick_Config>
 80021a0:	4603      	mov	r3, r0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
	...

080021ac <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
 80021b8:	603b      	str	r3, [r7, #0]
  /* Initialize the second memory address */
  uint32_t SecondMemAddress = 0U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_DCMI_Start_DMA+0x20>
 80021c8:	2302      	movs	r3, #2
 80021ca:	e086      	b.n	80022da <HAL_DCMI_Start_DMA+0x12e>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2202      	movs	r2, #2
 80021d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  
  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021ea:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0202 	bic.w	r2, r2, #2
 80021fa:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |=  (uint32_t)(DCMI_Mode);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6819      	ldr	r1, [r3, #0]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	430a      	orrs	r2, r1
 800220a:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002210:	4a34      	ldr	r2, [pc, #208]	; (80022e4 <HAL_DCMI_Start_DMA+0x138>)
 8002212:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002218:	4a33      	ldr	r2, [pc, #204]	; (80022e8 <HAL_DCMI_Start_DMA+0x13c>)
 800221a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002220:	2200      	movs	r2, #0
 8002222:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Reset transfer counters value */ 
  hdcmi->XferCount = 0U;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi->XferTransferNumber = 0U;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	631a      	str	r2, [r3, #48]	; 0x30

  if(Length <= 0xFFFFU)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002236:	d20a      	bcs.n	800224e <HAL_DCMI_Start_DMA+0xa2>
  {
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	3328      	adds	r3, #40	; 0x28
 8002242:	4619      	mov	r1, r3
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	f000 fb10 	bl	800286c <HAL_DMA_Start_IT>
 800224c:	e038      	b.n	80022c0 <HAL_DCMI_Start_DMA+0x114>
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002252:	4a24      	ldr	r2, [pc, #144]	; (80022e4 <HAL_DCMI_Start_DMA+0x138>)
 8002254:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1U;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2201      	movs	r2, #1
 800225a:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferSize = Length;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	62da      	str	r2, [r3, #44]	; 0x2c
    hdcmi->pBuffPtr = pData;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	635a      	str	r2, [r3, #52]	; 0x34

    /* Get the number of buffer */
    while(hdcmi->XferSize > 0xFFFFU)
 8002268:	e009      	b.n	800227e <HAL_DCMI_Start_DMA+0xd2>
    {
      hdcmi->XferSize = (hdcmi->XferSize/2U);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226e:	085a      	lsrs	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	62da      	str	r2, [r3, #44]	; 0x2c
      hdcmi->XferCount = hdcmi->XferCount*2U;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002278:	005a      	lsls	r2, r3, #1
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
    while(hdcmi->XferSize > 0xFFFFU)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002286:	d2f0      	bcs.n	800226a <HAL_DCMI_Start_DMA+0xbe>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228c:	1e9a      	subs	r2, r3, #2
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	629a      	str	r2, [r3, #40]	; 0x28
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	631a      	str	r2, [r3, #48]	; 0x30

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U*hdcmi->XferSize));
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	3328      	adds	r3, #40	; 0x28
 80022b0:	4619      	mov	r1, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	f000 fe38 	bl	8002f30 <HAL_DMAEx_MultiBufferStart_IT>
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0201 	orr.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return HAL_OK;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3718      	adds	r7, #24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	080024dd 	.word	0x080024dd
 80022e8:	08002607 	.word	0x08002607

080022ec <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef* hdcmi)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SystemCoreClock / HAL_TIMEOUT_DCMI_STOP;
 80022f4:	4b29      	ldr	r3, [pc, #164]	; (800239c <HAL_DCMI_Stop+0xb0>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	085b      	lsrs	r3, r3, #1
 80022fa:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <HAL_DCMI_Stop+0xb4>)
 80022fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002300:	089b      	lsrs	r3, r3, #2
 8002302:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800230e:	2b01      	cmp	r3, #1
 8002310:	d101      	bne.n	8002316 <HAL_DCMI_Stop+0x2a>
 8002312:	2302      	movs	r3, #2
 8002314:	e03e      	b.n	8002394 <HAL_DCMI_Stop+0xa8>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2202      	movs	r2, #2
 8002322:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 0201 	bic.w	r2, r2, #1
 8002334:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    if (count-- == 0U)
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1e5a      	subs	r2, r3, #1
 800233a:	60ba      	str	r2, [r7, #8]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d108      	bne.n	8002352 <HAL_DCMI_Stop+0x66>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002344:	f043 0220 	orr.w	r2, r3, #32
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	63da      	str	r2, [r3, #60]	; 0x3c

      status = HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	73fb      	strb	r3, [r7, #15]
      break;
 8002350:	e006      	b.n	8002360 <HAL_DCMI_Stop+0x74>
    }
  }
  while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1ea      	bne.n	8002336 <HAL_DCMI_Stop+0x4a>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800236e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  HAL_DMA_Abort(hdcmi->DMA_Handle);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002374:	4618      	mov	r0, r3
 8002376:	f000 fad1 	bl	800291c <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Return function status */
  return status;
 8002392:	7bfb      	ldrb	r3, [r7, #15]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000024 	.word	0x20000024
 80023a0:	92492493 	.word	0x92492493

080023a4 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d016      	beq.n	80023ec <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2204      	movs	r2, #4
 80023c4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	f043 0202 	orr.w	r2, r3, #2
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2204      	movs	r2, #4
 80023d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023de:	4a2f      	ldr	r2, [pc, #188]	; (800249c <HAL_DCMI_IRQHandler+0xf8>)
 80023e0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fb08 	bl	80029fc <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d016      	beq.n	8002424 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2202      	movs	r2, #2
 80023fc:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2204      	movs	r2, #4
 800240e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    
    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002416:	4a21      	ldr	r2, [pc, #132]	; (800249c <HAL_DCMI_IRQHandler+0xf8>)
 8002418:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241e:	4618      	mov	r0, r3
 8002420:	f000 faec 	bl	80029fc <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2210      	movs	r2, #16
 8002434:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else  
    HAL_DCMI_LineEventCallback(hdcmi);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f83c 	bl	80024b4 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */     
  }
  /* VSYNC interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2208      	movs	r2, #8
 800244c:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else  
    HAL_DCMI_VsyncEventCallback(hdcmi);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 f83a 	bl	80024c8 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */ 
  }
  /* FRAME interrupt management ***********************************************/
  if((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d019      	beq.n	8002492 <HAL_DCMI_IRQHandler+0xee>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b02      	cmp	r3, #2
 800246a:	d107      	bne.n	800247c <HAL_DCMI_IRQHandler+0xd8>
    { 
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68da      	ldr	r2, [r3, #12]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 021e 	bic.w	r2, r2, #30
 800247a:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	60da      	str	r2, [r3, #12]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else  
    HAL_DCMI_FrameEventCallback(hdcmi);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7fe f8b5 	bl	80005fc <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */      
  }
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	08002607 	.word	0x08002607

080024a0 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
 
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ec:	60bb      	str	r3, [r7, #8]
  
  if(hdcmi->XferCount != 0U)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d043      	beq.n	800257e <DCMI_DMAXferCplt+0xa2>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002502:	60fb      	str	r3, [r7, #12]
    if(((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b00      	cmp	r3, #0
 800250e:	d118      	bne.n	8002542 <DCMI_DMAXferCplt+0x66>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d015      	beq.n	8002542 <DCMI_DMAXferCplt+0x66>
    {
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY0);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002528:	00da      	lsls	r2, r3, #3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4413      	add	r3, r2
 800252e:	2200      	movs	r2, #0
 8002530:	4619      	mov	r1, r3
 8002532:	f001 fe45 	bl	80041c0 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253a:	1e5a      	subs	r2, r3, #1
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	629a      	str	r2, [r3, #40]	; 0x28
 8002540:	e044      	b.n	80025cc <DCMI_DMAXferCplt+0xf0>
    }
    /* Update memory 1 address location */
    else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d13c      	bne.n	80025cc <DCMI_DMAXferCplt+0xf0>
    {
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	60fb      	str	r3, [r7, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U*hdcmi->XferSize)), MEMORY1);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	00da      	lsls	r2, r3, #3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4413      	add	r3, r2
 800256a:	2201      	movs	r2, #1
 800256c:	4619      	mov	r1, r3
 800256e:	f001 fe27 	bl	80041c0 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002576:	1e5a      	subs	r2, r3, #1
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	629a      	str	r2, [r3, #40]	; 0x28
 800257c:	e026      	b.n	80025cc <DCMI_DMAXferCplt+0xf0>
    }
  }
  /* Update memory 0 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0U)
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d006      	beq.n	800259c <DCMI_DMAXferCplt+0xc0>
  {
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002598:	60da      	str	r2, [r3, #12]
 800259a:	e017      	b.n	80025cc <DCMI_DMAXferCplt+0xf0>
  }
  /* Update memory 1 address location */
  else if((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0U)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10f      	bne.n	80025cc <DCMI_DMAXferCplt+0xf0>
  {
    tmp = hdcmi->pBuffPtr;
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b0:	60fb      	str	r3, [r7, #12]
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4U*hdcmi->XferSize));
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	0099      	lsls	r1, r3, #2
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	440a      	add	r2, r1
 80025c2:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
  }
  
  /* Check if the frame is transferred */
  if(hdcmi->XferCount == hdcmi->XferTransferNumber)
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d112      	bne.n	80025fe <DCMI_DMAXferCplt+0x122>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	60da      	str	r2, [r3, #12]
    
    /* When snapshot mode, set dcmi state to ready */
    if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d103      	bne.n	80025fe <DCMI_DMAXferCplt+0x122>
    {  
      hdcmi->State= HAL_DCMI_STATE_READY;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	2201      	movs	r2, #1
 80025fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
}
 80025fe:	bf00      	nop
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b084      	sub	sp, #16
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002612:	60fb      	str	r3, [r7, #12]
  
  if(hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261a:	2b02      	cmp	r3, #2
 800261c:	d003      	beq.n	8002626 <DCMI_DMAError+0x20>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI error callback*/
    hdcmi->ErrorCallback(hdcmi);
#else  
  HAL_DCMI_ErrorCallback(hdcmi);
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f7ff ff3a 	bl	80024a0 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */   

}
 800262c:	bf00      	nop
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e05f      	b.n	8002706 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d109      	bne.n	8002666 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff f94a 	bl	80018f4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff f947 	bl	80018f4 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2202      	movs	r2, #2
 800266a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800267c:	f023 0308 	bic.w	r3, r3, #8
 8002680:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6819      	ldr	r1, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8002696:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80026a2:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80026ae:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b10      	cmp	r3, #16
 80026be:	d112      	bne.n	80026e6 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7f1b      	ldrb	r3, [r3, #28]
 80026c4:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7f5b      	ldrb	r3, [r3, #29]
 80026ca:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026cc:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	7f9b      	ldrb	r3, [r3, #30]
 80026d2:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 80026d4:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	7fdb      	ldrb	r3, [r3, #31]
 80026dc:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 80026e2:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 80026e4:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 021e 	orr.w	r2, r2, #30
 80026f4:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800271c:	f7ff fc04 	bl	8001f28 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e099      	b.n	8002860 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2202      	movs	r2, #2
 8002730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800274c:	e00f      	b.n	800276e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800274e:	f7ff fbeb 	bl	8001f28 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b05      	cmp	r3, #5
 800275a:	d908      	bls.n	800276e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2220      	movs	r2, #32
 8002760:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2203      	movs	r2, #3
 8002766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e078      	b.n	8002860 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1e8      	bne.n	800274e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	4b38      	ldr	r3, [pc, #224]	; (8002868 <HAL_DMA_Init+0x158>)
 8002788:	4013      	ands	r3, r2
 800278a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800279a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1b      	ldr	r3, [r3, #32]
 80027b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	4313      	orrs	r3, r2
 80027be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d107      	bne.n	80027d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d0:	4313      	orrs	r3, r2
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	f023 0307 	bic.w	r3, r3, #7
 80027ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d117      	bne.n	8002832 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	4313      	orrs	r3, r2
 800280a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00e      	beq.n	8002832 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 fb0f 	bl	8002e38 <DMA_CheckFifoParam>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2240      	movs	r2, #64	; 0x40
 8002824:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800282e:	2301      	movs	r3, #1
 8002830:	e016      	b.n	8002860 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fac6 	bl	8002dcc <DMA_CalcBaseAndBitshift>
 8002840:	4603      	mov	r3, r0
 8002842:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002848:	223f      	movs	r2, #63	; 0x3f
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	f010803f 	.word	0xf010803f

0800286c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800288a:	2b01      	cmp	r3, #1
 800288c:	d101      	bne.n	8002892 <HAL_DMA_Start_IT+0x26>
 800288e:	2302      	movs	r3, #2
 8002890:	e040      	b.n	8002914 <HAL_DMA_Start_IT+0xa8>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d12f      	bne.n	8002906 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2202      	movs	r2, #2
 80028aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 fa58 	bl	8002d70 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028c4:	223f      	movs	r2, #63	; 0x3f
 80028c6:	409a      	lsls	r2, r3
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0216 	orr.w	r2, r2, #22
 80028da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d007      	beq.n	80028f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0208 	orr.w	r2, r2, #8
 80028f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	e005      	b.n	8002912 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800290e:	2302      	movs	r3, #2
 8002910:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002912:	7dfb      	ldrb	r3, [r7, #23]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002928:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800292a:	f7ff fafd 	bl	8001f28 <HAL_GetTick>
 800292e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d008      	beq.n	800294e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2280      	movs	r2, #128	; 0x80
 8002940:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e052      	b.n	80029f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0216 	bic.w	r2, r2, #22
 800295c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695a      	ldr	r2, [r3, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800296c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002972:	2b00      	cmp	r3, #0
 8002974:	d103      	bne.n	800297e <HAL_DMA_Abort+0x62>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800297a:	2b00      	cmp	r3, #0
 800297c:	d007      	beq.n	800298e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0208 	bic.w	r2, r2, #8
 800298c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0201 	bic.w	r2, r2, #1
 800299c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800299e:	e013      	b.n	80029c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029a0:	f7ff fac2 	bl	8001f28 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b05      	cmp	r3, #5
 80029ac:	d90c      	bls.n	80029c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2220      	movs	r2, #32
 80029b2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2203      	movs	r2, #3
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e015      	b.n	80029f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1e4      	bne.n	80029a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029da:	223f      	movs	r2, #63	; 0x3f
 80029dc:	409a      	lsls	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d004      	beq.n	8002a1a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2280      	movs	r2, #128	; 0x80
 8002a14:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e00c      	b.n	8002a34 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2205      	movs	r2, #5
 8002a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0201 	bic.w	r2, r2, #1
 8002a30:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a4c:	4b92      	ldr	r3, [pc, #584]	; (8002c98 <HAL_DMA_IRQHandler+0x258>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a92      	ldr	r2, [pc, #584]	; (8002c9c <HAL_DMA_IRQHandler+0x25c>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	0a9b      	lsrs	r3, r3, #10
 8002a58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6a:	2208      	movs	r2, #8
 8002a6c:	409a      	lsls	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4013      	ands	r3, r2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d01a      	beq.n	8002aac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d013      	beq.n	8002aac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0204 	bic.w	r2, r2, #4
 8002a92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a98:	2208      	movs	r2, #8
 8002a9a:	409a      	lsls	r2, r3
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d012      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00b      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ace:	2201      	movs	r2, #1
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	f043 0202 	orr.w	r2, r3, #2
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d012      	beq.n	8002b18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00b      	beq.n	8002b18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b04:	2204      	movs	r2, #4
 8002b06:	409a      	lsls	r2, r3
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b10:	f043 0204 	orr.w	r2, r3, #4
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	409a      	lsls	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	4013      	ands	r3, r2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d043      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d03c      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b3a:	2210      	movs	r2, #16
 8002b3c:	409a      	lsls	r2, r3
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d018      	beq.n	8002b82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d108      	bne.n	8002b70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d024      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	4798      	blx	r3
 8002b6e:	e01f      	b.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d01b      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
 8002b80:	e016      	b.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d107      	bne.n	8002ba0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0208 	bic.w	r2, r2, #8
 8002b9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	409a      	lsls	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 808e 	beq.w	8002cde <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 8086 	beq.w	8002cde <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b05      	cmp	r3, #5
 8002be8:	d136      	bne.n	8002c58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0216 	bic.w	r2, r2, #22
 8002bf8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695a      	ldr	r2, [r3, #20]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d103      	bne.n	8002c1a <HAL_DMA_IRQHandler+0x1da>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d007      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f022 0208 	bic.w	r2, r2, #8
 8002c28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2e:	223f      	movs	r2, #63	; 0x3f
 8002c30:	409a      	lsls	r2, r3
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d07d      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
        }
        return;
 8002c56:	e078      	b.n	8002d4a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d01c      	beq.n	8002ca0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d108      	bne.n	8002c86 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d030      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	4798      	blx	r3
 8002c84:	e02b      	b.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d027      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	4798      	blx	r3
 8002c96:	e022      	b.n	8002cde <HAL_DMA_IRQHandler+0x29e>
 8002c98:	20000024 	.word	0x20000024
 8002c9c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10f      	bne.n	8002cce <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0210 	bic.w	r2, r2, #16
 8002cbc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d032      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d022      	beq.n	8002d38 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2205      	movs	r2, #5
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0201 	bic.w	r2, r2, #1
 8002d08:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d307      	bcc.n	8002d26 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f2      	bne.n	8002d0a <HAL_DMA_IRQHandler+0x2ca>
 8002d24:	e000      	b.n	8002d28 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d26:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	4798      	blx	r3
 8002d48:	e000      	b.n	8002d4c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d4a:	bf00      	nop
    }
  }
}
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop

08002d54 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d62:	b2db      	uxtb	r3, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d8c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b40      	cmp	r3, #64	; 0x40
 8002d9c:	d108      	bne.n	8002db0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002dae:	e007      	b.n	8002dc0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	60da      	str	r2, [r3, #12]
}
 8002dc0:	bf00      	nop
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	3b10      	subs	r3, #16
 8002ddc:	4a14      	ldr	r2, [pc, #80]	; (8002e30 <DMA_CalcBaseAndBitshift+0x64>)
 8002dde:	fba2 2303 	umull	r2, r3, r2, r3
 8002de2:	091b      	lsrs	r3, r3, #4
 8002de4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002de6:	4a13      	ldr	r2, [pc, #76]	; (8002e34 <DMA_CalcBaseAndBitshift+0x68>)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4413      	add	r3, r2
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d909      	bls.n	8002e0e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e02:	f023 0303 	bic.w	r3, r3, #3
 8002e06:	1d1a      	adds	r2, r3, #4
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	659a      	str	r2, [r3, #88]	; 0x58
 8002e0c:	e007      	b.n	8002e1e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e16:	f023 0303 	bic.w	r3, r3, #3
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	aaaaaaab 	.word	0xaaaaaaab
 8002e34:	080084c0 	.word	0x080084c0

08002e38 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e40:	2300      	movs	r3, #0
 8002e42:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e48:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d11f      	bne.n	8002e92 <DMA_CheckFifoParam+0x5a>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d856      	bhi.n	8002f06 <DMA_CheckFifoParam+0xce>
 8002e58:	a201      	add	r2, pc, #4	; (adr r2, 8002e60 <DMA_CheckFifoParam+0x28>)
 8002e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5e:	bf00      	nop
 8002e60:	08002e71 	.word	0x08002e71
 8002e64:	08002e83 	.word	0x08002e83
 8002e68:	08002e71 	.word	0x08002e71
 8002e6c:	08002f07 	.word	0x08002f07
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d046      	beq.n	8002f0a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e80:	e043      	b.n	8002f0a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e8a:	d140      	bne.n	8002f0e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e90:	e03d      	b.n	8002f0e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e9a:	d121      	bne.n	8002ee0 <DMA_CheckFifoParam+0xa8>
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2b03      	cmp	r3, #3
 8002ea0:	d837      	bhi.n	8002f12 <DMA_CheckFifoParam+0xda>
 8002ea2:	a201      	add	r2, pc, #4	; (adr r2, 8002ea8 <DMA_CheckFifoParam+0x70>)
 8002ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002ebf 	.word	0x08002ebf
 8002eb0:	08002eb9 	.word	0x08002eb9
 8002eb4:	08002ed1 	.word	0x08002ed1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
      break;
 8002ebc:	e030      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d025      	beq.n	8002f16 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ece:	e022      	b.n	8002f16 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ed8:	d11f      	bne.n	8002f1a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ede:	e01c      	b.n	8002f1a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d903      	bls.n	8002eee <DMA_CheckFifoParam+0xb6>
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d003      	beq.n	8002ef4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002eec:	e018      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ef2:	e015      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00e      	beq.n	8002f1e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
      break;
 8002f04:	e00b      	b.n	8002f1e <DMA_CheckFifoParam+0xe6>
      break;
 8002f06:	bf00      	nop
 8002f08:	e00a      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;
 8002f0a:	bf00      	nop
 8002f0c:	e008      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;
 8002f0e:	bf00      	nop
 8002f10:	e006      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;
 8002f12:	bf00      	nop
 8002f14:	e004      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;
 8002f16:	bf00      	nop
 8002f18:	e002      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;   
 8002f1a:	bf00      	nop
 8002f1c:	e000      	b.n	8002f20 <DMA_CheckFifoParam+0xe8>
      break;
 8002f1e:	bf00      	nop
    }
  } 
  
  return status; 
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop

08002f30 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
 8002f3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	2b80      	cmp	r3, #128	; 0x80
 8002f48:	d106      	bne.n	8002f58 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	f001 b913 	b.w	800417e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d007      	beq.n	8002f70 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d105      	bne.n	8002f7c <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2240      	movs	r2, #64	; 0x40
 8002f74:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	f001 b901 	b.w	800417e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d102      	bne.n	8002f8c <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8002f86:	2302      	movs	r3, #2
 8002f88:	f001 b8f9 	b.w	800417e <HAL_DMAEx_MultiBufferStart_IT+0x124e>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	f041 80e7 	bne.w	8004170 <HAL_DMAEx_MultiBufferStart_IT+0x1240>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002fbe:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68b9      	ldr	r1, [r7, #8]
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f001 f910 	bl	80041f4 <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4b99      	ldr	r3, [pc, #612]	; (8003240 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d960      	bls.n	80030a2 <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a97      	ldr	r2, [pc, #604]	; (8003244 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d057      	beq.n	800309a <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a96      	ldr	r2, [pc, #600]	; (8003248 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d050      	beq.n	8003096 <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a94      	ldr	r2, [pc, #592]	; (800324c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d049      	beq.n	8003092 <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a93      	ldr	r2, [pc, #588]	; (8003250 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d042      	beq.n	800308e <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a91      	ldr	r2, [pc, #580]	; (8003254 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d03a      	beq.n	8003088 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a90      	ldr	r2, [pc, #576]	; (8003258 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d032      	beq.n	8003082 <HAL_DMAEx_MultiBufferStart_IT+0x152>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a8e      	ldr	r2, [pc, #568]	; (800325c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d02a      	beq.n	800307c <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a8d      	ldr	r2, [pc, #564]	; (8003260 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d022      	beq.n	8003076 <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a8b      	ldr	r2, [pc, #556]	; (8003264 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d01a      	beq.n	8003070 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a8a      	ldr	r2, [pc, #552]	; (8003268 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d012      	beq.n	800306a <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a88      	ldr	r2, [pc, #544]	; (800326c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00a      	beq.n	8003064 <HAL_DMAEx_MultiBufferStart_IT+0x134>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a87      	ldr	r2, [pc, #540]	; (8003270 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d102      	bne.n	800305e <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003058:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800305c:	e01e      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800305e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003062:	e01b      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003064:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003068:	e018      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800306a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800306e:	e015      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003070:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003074:	e012      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003076:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800307a:	e00f      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800307c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003080:	e00c      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003082:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003086:	e009      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003088:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800308c:	e006      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800308e:	2320      	movs	r3, #32
 8003090:	e004      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003092:	2320      	movs	r3, #32
 8003094:	e002      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003096:	2320      	movs	r3, #32
 8003098:	e000      	b.n	800309c <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 800309a:	2320      	movs	r3, #32
 800309c:	4a75      	ldr	r2, [pc, #468]	; (8003274 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 800309e:	60d3      	str	r3, [r2, #12]
 80030a0:	e150      	b.n	8003344 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	461a      	mov	r2, r3
 80030a8:	4b73      	ldr	r3, [pc, #460]	; (8003278 <HAL_DMAEx_MultiBufferStart_IT+0x348>)
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d960      	bls.n	8003170 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a64      	ldr	r2, [pc, #400]	; (8003244 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d057      	beq.n	8003168 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a62      	ldr	r2, [pc, #392]	; (8003248 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d050      	beq.n	8003164 <HAL_DMAEx_MultiBufferStart_IT+0x234>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a61      	ldr	r2, [pc, #388]	; (800324c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d049      	beq.n	8003160 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a5f      	ldr	r2, [pc, #380]	; (8003250 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d042      	beq.n	800315c <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a5e      	ldr	r2, [pc, #376]	; (8003254 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d03a      	beq.n	8003156 <HAL_DMAEx_MultiBufferStart_IT+0x226>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a5c      	ldr	r2, [pc, #368]	; (8003258 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d032      	beq.n	8003150 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a5b      	ldr	r2, [pc, #364]	; (800325c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d02a      	beq.n	800314a <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a59      	ldr	r2, [pc, #356]	; (8003260 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d022      	beq.n	8003144 <HAL_DMAEx_MultiBufferStart_IT+0x214>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a58      	ldr	r2, [pc, #352]	; (8003264 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d01a      	beq.n	800313e <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a56      	ldr	r2, [pc, #344]	; (8003268 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d012      	beq.n	8003138 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a55      	ldr	r2, [pc, #340]	; (800326c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00a      	beq.n	8003132 <HAL_DMAEx_MultiBufferStart_IT+0x202>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a53      	ldr	r2, [pc, #332]	; (8003270 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d102      	bne.n	800312c <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8003126:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800312a:	e01e      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800312c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003130:	e01b      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003132:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003136:	e018      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003138:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800313c:	e015      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800313e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003142:	e012      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003144:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003148:	e00f      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800314a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800314e:	e00c      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003150:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003154:	e009      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003156:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800315a:	e006      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 800315c:	2320      	movs	r3, #32
 800315e:	e004      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003160:	2320      	movs	r3, #32
 8003162:	e002      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003164:	2320      	movs	r3, #32
 8003166:	e000      	b.n	800316a <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003168:	2320      	movs	r3, #32
 800316a:	4a42      	ldr	r2, [pc, #264]	; (8003274 <HAL_DMAEx_MultiBufferStart_IT+0x344>)
 800316c:	6093      	str	r3, [r2, #8]
 800316e:	e0e9      	b.n	8003344 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	461a      	mov	r2, r3
 8003176:	4b41      	ldr	r3, [pc, #260]	; (800327c <HAL_DMAEx_MultiBufferStart_IT+0x34c>)
 8003178:	429a      	cmp	r2, r3
 800317a:	f240 8083 	bls.w	8003284 <HAL_DMAEx_MultiBufferStart_IT+0x354>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a30      	ldr	r2, [pc, #192]	; (8003244 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d057      	beq.n	8003238 <HAL_DMAEx_MultiBufferStart_IT+0x308>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a2e      	ldr	r2, [pc, #184]	; (8003248 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d050      	beq.n	8003234 <HAL_DMAEx_MultiBufferStart_IT+0x304>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a2d      	ldr	r2, [pc, #180]	; (800324c <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d049      	beq.n	8003230 <HAL_DMAEx_MultiBufferStart_IT+0x300>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a2b      	ldr	r2, [pc, #172]	; (8003250 <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d042      	beq.n	800322c <HAL_DMAEx_MultiBufferStart_IT+0x2fc>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a2a      	ldr	r2, [pc, #168]	; (8003254 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d03a      	beq.n	8003226 <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a28      	ldr	r2, [pc, #160]	; (8003258 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d032      	beq.n	8003220 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a27      	ldr	r2, [pc, #156]	; (800325c <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d02a      	beq.n	800321a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a25      	ldr	r2, [pc, #148]	; (8003260 <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d022      	beq.n	8003214 <HAL_DMAEx_MultiBufferStart_IT+0x2e4>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a24      	ldr	r2, [pc, #144]	; (8003264 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d01a      	beq.n	800320e <HAL_DMAEx_MultiBufferStart_IT+0x2de>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a22      	ldr	r2, [pc, #136]	; (8003268 <HAL_DMAEx_MultiBufferStart_IT+0x338>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d012      	beq.n	8003208 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a21      	ldr	r2, [pc, #132]	; (800326c <HAL_DMAEx_MultiBufferStart_IT+0x33c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00a      	beq.n	8003202 <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1f      	ldr	r2, [pc, #124]	; (8003270 <HAL_DMAEx_MultiBufferStart_IT+0x340>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d102      	bne.n	80031fc <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 80031f6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031fa:	e01e      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 80031fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003200:	e01b      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003202:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003206:	e018      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003208:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800320c:	e015      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800320e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003212:	e012      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003214:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003218:	e00f      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800321a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800321e:	e00c      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003220:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003224:	e009      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003226:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800322a:	e006      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 800322c:	2320      	movs	r3, #32
 800322e:	e004      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003230:	2320      	movs	r3, #32
 8003232:	e002      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003234:	2320      	movs	r3, #32
 8003236:	e000      	b.n	800323a <HAL_DMAEx_MultiBufferStart_IT+0x30a>
 8003238:	2320      	movs	r3, #32
 800323a:	4a11      	ldr	r2, [pc, #68]	; (8003280 <HAL_DMAEx_MultiBufferStart_IT+0x350>)
 800323c:	60d3      	str	r3, [r2, #12]
 800323e:	e081      	b.n	8003344 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 8003240:	40026458 	.word	0x40026458
 8003244:	40026010 	.word	0x40026010
 8003248:	40026410 	.word	0x40026410
 800324c:	40026070 	.word	0x40026070
 8003250:	40026470 	.word	0x40026470
 8003254:	40026028 	.word	0x40026028
 8003258:	40026428 	.word	0x40026428
 800325c:	40026088 	.word	0x40026088
 8003260:	40026488 	.word	0x40026488
 8003264:	40026040 	.word	0x40026040
 8003268:	40026440 	.word	0x40026440
 800326c:	400260a0 	.word	0x400260a0
 8003270:	400264a0 	.word	0x400264a0
 8003274:	40026400 	.word	0x40026400
 8003278:	400260b8 	.word	0x400260b8
 800327c:	40026058 	.word	0x40026058
 8003280:	40026000 	.word	0x40026000
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a96      	ldr	r2, [pc, #600]	; (80034e4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d057      	beq.n	800333e <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a95      	ldr	r2, [pc, #596]	; (80034e8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d050      	beq.n	800333a <HAL_DMAEx_MultiBufferStart_IT+0x40a>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a93      	ldr	r2, [pc, #588]	; (80034ec <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d049      	beq.n	8003336 <HAL_DMAEx_MultiBufferStart_IT+0x406>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a92      	ldr	r2, [pc, #584]	; (80034f0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d042      	beq.n	8003332 <HAL_DMAEx_MultiBufferStart_IT+0x402>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a90      	ldr	r2, [pc, #576]	; (80034f4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d03a      	beq.n	800332c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a8f      	ldr	r2, [pc, #572]	; (80034f8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d032      	beq.n	8003326 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a8d      	ldr	r2, [pc, #564]	; (80034fc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d02a      	beq.n	8003320 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a8c      	ldr	r2, [pc, #560]	; (8003500 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d022      	beq.n	800331a <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a8a      	ldr	r2, [pc, #552]	; (8003504 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d01a      	beq.n	8003314 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a89      	ldr	r2, [pc, #548]	; (8003508 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d012      	beq.n	800330e <HAL_DMAEx_MultiBufferStart_IT+0x3de>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a87      	ldr	r2, [pc, #540]	; (800350c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d00a      	beq.n	8003308 <HAL_DMAEx_MultiBufferStart_IT+0x3d8>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a86      	ldr	r2, [pc, #536]	; (8003510 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d102      	bne.n	8003302 <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80032fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003300:	e01e      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003302:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003306:	e01b      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003308:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800330c:	e018      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800330e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003312:	e015      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003314:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003318:	e012      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800331a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800331e:	e00f      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003320:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003324:	e00c      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003326:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800332a:	e009      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800332c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003330:	e006      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003332:	2320      	movs	r3, #32
 8003334:	e004      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8003336:	2320      	movs	r3, #32
 8003338:	e002      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800333a:	2320      	movs	r3, #32
 800333c:	e000      	b.n	8003340 <HAL_DMAEx_MultiBufferStart_IT+0x410>
 800333e:	2320      	movs	r3, #32
 8003340:	4a74      	ldr	r2, [pc, #464]	; (8003514 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8003342:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	461a      	mov	r2, r3
 800334a:	4b73      	ldr	r3, [pc, #460]	; (8003518 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 800334c:	429a      	cmp	r2, r3
 800334e:	d960      	bls.n	8003412 <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a63      	ldr	r2, [pc, #396]	; (80034e4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d057      	beq.n	800340a <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a62      	ldr	r2, [pc, #392]	; (80034e8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d050      	beq.n	8003406 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a60      	ldr	r2, [pc, #384]	; (80034ec <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d049      	beq.n	8003402 <HAL_DMAEx_MultiBufferStart_IT+0x4d2>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a5f      	ldr	r2, [pc, #380]	; (80034f0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d042      	beq.n	80033fe <HAL_DMAEx_MultiBufferStart_IT+0x4ce>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a5d      	ldr	r2, [pc, #372]	; (80034f4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d03a      	beq.n	80033f8 <HAL_DMAEx_MultiBufferStart_IT+0x4c8>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a5c      	ldr	r2, [pc, #368]	; (80034f8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d032      	beq.n	80033f2 <HAL_DMAEx_MultiBufferStart_IT+0x4c2>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a5a      	ldr	r2, [pc, #360]	; (80034fc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d02a      	beq.n	80033ec <HAL_DMAEx_MultiBufferStart_IT+0x4bc>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a59      	ldr	r2, [pc, #356]	; (8003500 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d022      	beq.n	80033e6 <HAL_DMAEx_MultiBufferStart_IT+0x4b6>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a57      	ldr	r2, [pc, #348]	; (8003504 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d01a      	beq.n	80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x4b0>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a56      	ldr	r2, [pc, #344]	; (8003508 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d012      	beq.n	80033da <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a54      	ldr	r2, [pc, #336]	; (800350c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d00a      	beq.n	80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a53      	ldr	r2, [pc, #332]	; (8003510 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d102      	bne.n	80033ce <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 80033c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033cc:	e01e      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80033d2:	e01b      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033d8:	e018      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033de:	e015      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033e4:	e012      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ea:	e00f      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033f0:	e00c      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033f6:	e009      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033fc:	e006      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 80033fe:	2310      	movs	r3, #16
 8003400:	e004      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003402:	2310      	movs	r3, #16
 8003404:	e002      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 8003406:	2310      	movs	r3, #16
 8003408:	e000      	b.n	800340c <HAL_DMAEx_MultiBufferStart_IT+0x4dc>
 800340a:	2310      	movs	r3, #16
 800340c:	4a43      	ldr	r2, [pc, #268]	; (800351c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 800340e:	60d3      	str	r3, [r2, #12]
 8003410:	e14f      	b.n	80036b2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	4b41      	ldr	r3, [pc, #260]	; (8003520 <HAL_DMAEx_MultiBufferStart_IT+0x5f0>)
 800341a:	429a      	cmp	r2, r3
 800341c:	f240 8082 	bls.w	8003524 <HAL_DMAEx_MultiBufferStart_IT+0x5f4>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a2f      	ldr	r2, [pc, #188]	; (80034e4 <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d057      	beq.n	80034da <HAL_DMAEx_MultiBufferStart_IT+0x5aa>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a2e      	ldr	r2, [pc, #184]	; (80034e8 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d050      	beq.n	80034d6 <HAL_DMAEx_MultiBufferStart_IT+0x5a6>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a2c      	ldr	r2, [pc, #176]	; (80034ec <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d049      	beq.n	80034d2 <HAL_DMAEx_MultiBufferStart_IT+0x5a2>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a2b      	ldr	r2, [pc, #172]	; (80034f0 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d042      	beq.n	80034ce <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a29      	ldr	r2, [pc, #164]	; (80034f4 <HAL_DMAEx_MultiBufferStart_IT+0x5c4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d03a      	beq.n	80034c8 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a28      	ldr	r2, [pc, #160]	; (80034f8 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d032      	beq.n	80034c2 <HAL_DMAEx_MultiBufferStart_IT+0x592>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a26      	ldr	r2, [pc, #152]	; (80034fc <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d02a      	beq.n	80034bc <HAL_DMAEx_MultiBufferStart_IT+0x58c>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a25      	ldr	r2, [pc, #148]	; (8003500 <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d022      	beq.n	80034b6 <HAL_DMAEx_MultiBufferStart_IT+0x586>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a23      	ldr	r2, [pc, #140]	; (8003504 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d01a      	beq.n	80034b0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a22      	ldr	r2, [pc, #136]	; (8003508 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d012      	beq.n	80034aa <HAL_DMAEx_MultiBufferStart_IT+0x57a>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a20      	ldr	r2, [pc, #128]	; (800350c <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d00a      	beq.n	80034a4 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a1f      	ldr	r2, [pc, #124]	; (8003510 <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d102      	bne.n	800349e <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 8003498:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800349c:	e01e      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 800349e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80034a2:	e01b      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80034a8:	e018      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80034ae:	e015      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80034b4:	e012      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034ba:	e00f      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034c0:	e00c      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034c6:	e009      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034cc:	e006      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034ce:	2310      	movs	r3, #16
 80034d0:	e004      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034d2:	2310      	movs	r3, #16
 80034d4:	e002      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034d6:	2310      	movs	r3, #16
 80034d8:	e000      	b.n	80034dc <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 80034da:	2310      	movs	r3, #16
 80034dc:	4a0f      	ldr	r2, [pc, #60]	; (800351c <HAL_DMAEx_MultiBufferStart_IT+0x5ec>)
 80034de:	6093      	str	r3, [r2, #8]
 80034e0:	e0e7      	b.n	80036b2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80034e2:	bf00      	nop
 80034e4:	40026010 	.word	0x40026010
 80034e8:	40026410 	.word	0x40026410
 80034ec:	40026070 	.word	0x40026070
 80034f0:	40026470 	.word	0x40026470
 80034f4:	40026028 	.word	0x40026028
 80034f8:	40026428 	.word	0x40026428
 80034fc:	40026088 	.word	0x40026088
 8003500:	40026488 	.word	0x40026488
 8003504:	40026040 	.word	0x40026040
 8003508:	40026440 	.word	0x40026440
 800350c:	400260a0 	.word	0x400260a0
 8003510:	400264a0 	.word	0x400264a0
 8003514:	40026000 	.word	0x40026000
 8003518:	40026458 	.word	0x40026458
 800351c:	40026400 	.word	0x40026400
 8003520:	400260b8 	.word	0x400260b8
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	461a      	mov	r2, r3
 800352a:	4b96      	ldr	r3, [pc, #600]	; (8003784 <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800352c:	429a      	cmp	r2, r3
 800352e:	d960      	bls.n	80035f2 <HAL_DMAEx_MultiBufferStart_IT+0x6c2>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a94      	ldr	r2, [pc, #592]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d057      	beq.n	80035ea <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a93      	ldr	r2, [pc, #588]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d050      	beq.n	80035e6 <HAL_DMAEx_MultiBufferStart_IT+0x6b6>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a91      	ldr	r2, [pc, #580]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d049      	beq.n	80035e2 <HAL_DMAEx_MultiBufferStart_IT+0x6b2>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a90      	ldr	r2, [pc, #576]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d042      	beq.n	80035de <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a8e      	ldr	r2, [pc, #568]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d03a      	beq.n	80035d8 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a8d      	ldr	r2, [pc, #564]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d032      	beq.n	80035d2 <HAL_DMAEx_MultiBufferStart_IT+0x6a2>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a8b      	ldr	r2, [pc, #556]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d02a      	beq.n	80035cc <HAL_DMAEx_MultiBufferStart_IT+0x69c>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a8a      	ldr	r2, [pc, #552]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d022      	beq.n	80035c6 <HAL_DMAEx_MultiBufferStart_IT+0x696>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a88      	ldr	r2, [pc, #544]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d01a      	beq.n	80035c0 <HAL_DMAEx_MultiBufferStart_IT+0x690>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a87      	ldr	r2, [pc, #540]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d012      	beq.n	80035ba <HAL_DMAEx_MultiBufferStart_IT+0x68a>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a85      	ldr	r2, [pc, #532]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00a      	beq.n	80035b4 <HAL_DMAEx_MultiBufferStart_IT+0x684>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a84      	ldr	r2, [pc, #528]	; (80037b4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d102      	bne.n	80035ae <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 80035a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80035ac:	e01e      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80035b2:	e01b      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80035b8:	e018      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80035be:	e015      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80035c4:	e012      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035ca:	e00f      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035d0:	e00c      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035d6:	e009      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035dc:	e006      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035de:	2310      	movs	r3, #16
 80035e0:	e004      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035e2:	2310      	movs	r3, #16
 80035e4:	e002      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035e6:	2310      	movs	r3, #16
 80035e8:	e000      	b.n	80035ec <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 80035ea:	2310      	movs	r3, #16
 80035ec:	4a72      	ldr	r2, [pc, #456]	; (80037b8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80035ee:	60d3      	str	r3, [r2, #12]
 80035f0:	e05f      	b.n	80036b2 <HAL_DMAEx_MultiBufferStart_IT+0x782>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a64      	ldr	r2, [pc, #400]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d057      	beq.n	80036ac <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a62      	ldr	r2, [pc, #392]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d050      	beq.n	80036a8 <HAL_DMAEx_MultiBufferStart_IT+0x778>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a61      	ldr	r2, [pc, #388]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d049      	beq.n	80036a4 <HAL_DMAEx_MultiBufferStart_IT+0x774>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a5f      	ldr	r2, [pc, #380]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d042      	beq.n	80036a0 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a5e      	ldr	r2, [pc, #376]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d03a      	beq.n	800369a <HAL_DMAEx_MultiBufferStart_IT+0x76a>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a5c      	ldr	r2, [pc, #368]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d032      	beq.n	8003694 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a5b      	ldr	r2, [pc, #364]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d02a      	beq.n	800368e <HAL_DMAEx_MultiBufferStart_IT+0x75e>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a59      	ldr	r2, [pc, #356]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d022      	beq.n	8003688 <HAL_DMAEx_MultiBufferStart_IT+0x758>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a58      	ldr	r2, [pc, #352]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d01a      	beq.n	8003682 <HAL_DMAEx_MultiBufferStart_IT+0x752>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a56      	ldr	r2, [pc, #344]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d012      	beq.n	800367c <HAL_DMAEx_MultiBufferStart_IT+0x74c>
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a55      	ldr	r2, [pc, #340]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d00a      	beq.n	8003676 <HAL_DMAEx_MultiBufferStart_IT+0x746>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a53      	ldr	r2, [pc, #332]	; (80037b4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d102      	bne.n	8003670 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 800366a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800366e:	e01e      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003670:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003674:	e01b      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003676:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800367a:	e018      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800367c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003680:	e015      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003682:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003686:	e012      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800368c:	e00f      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800368e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003692:	e00c      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 8003694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003698:	e009      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 800369a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800369e:	e006      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80036a0:	2310      	movs	r3, #16
 80036a2:	e004      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80036a4:	2310      	movs	r3, #16
 80036a6:	e002      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80036a8:	2310      	movs	r3, #16
 80036aa:	e000      	b.n	80036ae <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80036ac:	2310      	movs	r3, #16
 80036ae:	4a42      	ldr	r2, [pc, #264]	; (80037b8 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80036b0:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	461a      	mov	r2, r3
 80036b8:	4b40      	ldr	r3, [pc, #256]	; (80037bc <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 80036ba:	429a      	cmp	r2, r3
 80036bc:	f240 8082 	bls.w	80037c4 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a30      	ldr	r2, [pc, #192]	; (8003788 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d057      	beq.n	800377a <HAL_DMAEx_MultiBufferStart_IT+0x84a>
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a2f      	ldr	r2, [pc, #188]	; (800378c <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d050      	beq.n	8003776 <HAL_DMAEx_MultiBufferStart_IT+0x846>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a2d      	ldr	r2, [pc, #180]	; (8003790 <HAL_DMAEx_MultiBufferStart_IT+0x860>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d049      	beq.n	8003772 <HAL_DMAEx_MultiBufferStart_IT+0x842>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a2c      	ldr	r2, [pc, #176]	; (8003794 <HAL_DMAEx_MultiBufferStart_IT+0x864>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d042      	beq.n	800376e <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a2a      	ldr	r2, [pc, #168]	; (8003798 <HAL_DMAEx_MultiBufferStart_IT+0x868>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d03a      	beq.n	8003768 <HAL_DMAEx_MultiBufferStart_IT+0x838>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a29      	ldr	r2, [pc, #164]	; (800379c <HAL_DMAEx_MultiBufferStart_IT+0x86c>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d032      	beq.n	8003762 <HAL_DMAEx_MultiBufferStart_IT+0x832>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a27      	ldr	r2, [pc, #156]	; (80037a0 <HAL_DMAEx_MultiBufferStart_IT+0x870>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d02a      	beq.n	800375c <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a26      	ldr	r2, [pc, #152]	; (80037a4 <HAL_DMAEx_MultiBufferStart_IT+0x874>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d022      	beq.n	8003756 <HAL_DMAEx_MultiBufferStart_IT+0x826>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a24      	ldr	r2, [pc, #144]	; (80037a8 <HAL_DMAEx_MultiBufferStart_IT+0x878>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01a      	beq.n	8003750 <HAL_DMAEx_MultiBufferStart_IT+0x820>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a23      	ldr	r2, [pc, #140]	; (80037ac <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d012      	beq.n	800374a <HAL_DMAEx_MultiBufferStart_IT+0x81a>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a21      	ldr	r2, [pc, #132]	; (80037b0 <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d00a      	beq.n	8003744 <HAL_DMAEx_MultiBufferStart_IT+0x814>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a20      	ldr	r2, [pc, #128]	; (80037b4 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d102      	bne.n	800373e <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 8003738:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800373c:	e01e      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800373e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003742:	e01b      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003744:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003748:	e018      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800374a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800374e:	e015      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003750:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003754:	e012      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800375a:	e00f      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800375c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003760:	e00c      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003762:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003766:	e009      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003768:	f44f 7300 	mov.w	r3, #512	; 0x200
 800376c:	e006      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800376e:	2308      	movs	r3, #8
 8003770:	e004      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003772:	2308      	movs	r3, #8
 8003774:	e002      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 8003776:	2308      	movs	r3, #8
 8003778:	e000      	b.n	800377c <HAL_DMAEx_MultiBufferStart_IT+0x84c>
 800377a:	2308      	movs	r3, #8
 800377c:	4a10      	ldr	r2, [pc, #64]	; (80037c0 <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 800377e:	60d3      	str	r3, [r2, #12]
 8003780:	e16f      	b.n	8003a62 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003782:	bf00      	nop
 8003784:	40026058 	.word	0x40026058
 8003788:	40026010 	.word	0x40026010
 800378c:	40026410 	.word	0x40026410
 8003790:	40026070 	.word	0x40026070
 8003794:	40026470 	.word	0x40026470
 8003798:	40026028 	.word	0x40026028
 800379c:	40026428 	.word	0x40026428
 80037a0:	40026088 	.word	0x40026088
 80037a4:	40026488 	.word	0x40026488
 80037a8:	40026040 	.word	0x40026040
 80037ac:	40026440 	.word	0x40026440
 80037b0:	400260a0 	.word	0x400260a0
 80037b4:	400264a0 	.word	0x400264a0
 80037b8:	40026000 	.word	0x40026000
 80037bc:	40026458 	.word	0x40026458
 80037c0:	40026400 	.word	0x40026400
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	461a      	mov	r2, r3
 80037ca:	4b94      	ldr	r3, [pc, #592]	; (8003a1c <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d960      	bls.n	8003892 <HAL_DMAEx_MultiBufferStart_IT+0x962>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a92      	ldr	r2, [pc, #584]	; (8003a20 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d057      	beq.n	800388a <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a91      	ldr	r2, [pc, #580]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d050      	beq.n	8003886 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a8f      	ldr	r2, [pc, #572]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d049      	beq.n	8003882 <HAL_DMAEx_MultiBufferStart_IT+0x952>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a8e      	ldr	r2, [pc, #568]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d042      	beq.n	800387e <HAL_DMAEx_MultiBufferStart_IT+0x94e>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a8c      	ldr	r2, [pc, #560]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d03a      	beq.n	8003878 <HAL_DMAEx_MultiBufferStart_IT+0x948>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a8b      	ldr	r2, [pc, #556]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d032      	beq.n	8003872 <HAL_DMAEx_MultiBufferStart_IT+0x942>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a89      	ldr	r2, [pc, #548]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d02a      	beq.n	800386c <HAL_DMAEx_MultiBufferStart_IT+0x93c>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a88      	ldr	r2, [pc, #544]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d022      	beq.n	8003866 <HAL_DMAEx_MultiBufferStart_IT+0x936>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a86      	ldr	r2, [pc, #536]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d01a      	beq.n	8003860 <HAL_DMAEx_MultiBufferStart_IT+0x930>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a85      	ldr	r2, [pc, #532]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d012      	beq.n	800385a <HAL_DMAEx_MultiBufferStart_IT+0x92a>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a83      	ldr	r2, [pc, #524]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00a      	beq.n	8003854 <HAL_DMAEx_MultiBufferStart_IT+0x924>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a82      	ldr	r2, [pc, #520]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d102      	bne.n	800384e <HAL_DMAEx_MultiBufferStart_IT+0x91e>
 8003848:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800384c:	e01e      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800384e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003852:	e01b      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003854:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003858:	e018      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800385a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800385e:	e015      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003860:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003864:	e012      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003866:	f44f 7300 	mov.w	r3, #512	; 0x200
 800386a:	e00f      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800386c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003870:	e00c      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003872:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003876:	e009      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003878:	f44f 7300 	mov.w	r3, #512	; 0x200
 800387c:	e006      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800387e:	2308      	movs	r3, #8
 8003880:	e004      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003882:	2308      	movs	r3, #8
 8003884:	e002      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8003886:	2308      	movs	r3, #8
 8003888:	e000      	b.n	800388c <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800388a:	2308      	movs	r3, #8
 800388c:	4a70      	ldr	r2, [pc, #448]	; (8003a50 <HAL_DMAEx_MultiBufferStart_IT+0xb20>)
 800388e:	6093      	str	r3, [r2, #8]
 8003890:	e0e7      	b.n	8003a62 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	461a      	mov	r2, r3
 8003898:	4b6e      	ldr	r3, [pc, #440]	; (8003a54 <HAL_DMAEx_MultiBufferStart_IT+0xb24>)
 800389a:	429a      	cmp	r2, r3
 800389c:	d960      	bls.n	8003960 <HAL_DMAEx_MultiBufferStart_IT+0xa30>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a5f      	ldr	r2, [pc, #380]	; (8003a20 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d057      	beq.n	8003958 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a5d      	ldr	r2, [pc, #372]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d050      	beq.n	8003954 <HAL_DMAEx_MultiBufferStart_IT+0xa24>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a5c      	ldr	r2, [pc, #368]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d049      	beq.n	8003950 <HAL_DMAEx_MultiBufferStart_IT+0xa20>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a5a      	ldr	r2, [pc, #360]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d042      	beq.n	800394c <HAL_DMAEx_MultiBufferStart_IT+0xa1c>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a59      	ldr	r2, [pc, #356]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d03a      	beq.n	8003946 <HAL_DMAEx_MultiBufferStart_IT+0xa16>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a57      	ldr	r2, [pc, #348]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d032      	beq.n	8003940 <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a56      	ldr	r2, [pc, #344]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d02a      	beq.n	800393a <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a54      	ldr	r2, [pc, #336]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d022      	beq.n	8003934 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a53      	ldr	r2, [pc, #332]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d01a      	beq.n	800392e <HAL_DMAEx_MultiBufferStart_IT+0x9fe>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a51      	ldr	r2, [pc, #324]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d012      	beq.n	8003928 <HAL_DMAEx_MultiBufferStart_IT+0x9f8>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a50      	ldr	r2, [pc, #320]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d00a      	beq.n	8003922 <HAL_DMAEx_MultiBufferStart_IT+0x9f2>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a4e      	ldr	r2, [pc, #312]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d102      	bne.n	800391c <HAL_DMAEx_MultiBufferStart_IT+0x9ec>
 8003916:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800391a:	e01e      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800391c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003920:	e01b      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003922:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003926:	e018      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003928:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800392c:	e015      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800392e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003932:	e012      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003934:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003938:	e00f      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800393a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800393e:	e00c      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003940:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003944:	e009      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003946:	f44f 7300 	mov.w	r3, #512	; 0x200
 800394a:	e006      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 800394c:	2308      	movs	r3, #8
 800394e:	e004      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003950:	2308      	movs	r3, #8
 8003952:	e002      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003954:	2308      	movs	r3, #8
 8003956:	e000      	b.n	800395a <HAL_DMAEx_MultiBufferStart_IT+0xa2a>
 8003958:	2308      	movs	r3, #8
 800395a:	4a3f      	ldr	r2, [pc, #252]	; (8003a58 <HAL_DMAEx_MultiBufferStart_IT+0xb28>)
 800395c:	60d3      	str	r3, [r2, #12]
 800395e:	e080      	b.n	8003a62 <HAL_DMAEx_MultiBufferStart_IT+0xb32>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a2e      	ldr	r2, [pc, #184]	; (8003a20 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d078      	beq.n	8003a5c <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2d      	ldr	r2, [pc, #180]	; (8003a24 <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d050      	beq.n	8003a16 <HAL_DMAEx_MultiBufferStart_IT+0xae6>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a2b      	ldr	r2, [pc, #172]	; (8003a28 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d049      	beq.n	8003a12 <HAL_DMAEx_MultiBufferStart_IT+0xae2>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a2a      	ldr	r2, [pc, #168]	; (8003a2c <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d042      	beq.n	8003a0e <HAL_DMAEx_MultiBufferStart_IT+0xade>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a28      	ldr	r2, [pc, #160]	; (8003a30 <HAL_DMAEx_MultiBufferStart_IT+0xb00>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d03a      	beq.n	8003a08 <HAL_DMAEx_MultiBufferStart_IT+0xad8>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a27      	ldr	r2, [pc, #156]	; (8003a34 <HAL_DMAEx_MultiBufferStart_IT+0xb04>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d032      	beq.n	8003a02 <HAL_DMAEx_MultiBufferStart_IT+0xad2>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a25      	ldr	r2, [pc, #148]	; (8003a38 <HAL_DMAEx_MultiBufferStart_IT+0xb08>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d02a      	beq.n	80039fc <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a24      	ldr	r2, [pc, #144]	; (8003a3c <HAL_DMAEx_MultiBufferStart_IT+0xb0c>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d022      	beq.n	80039f6 <HAL_DMAEx_MultiBufferStart_IT+0xac6>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a22      	ldr	r2, [pc, #136]	; (8003a40 <HAL_DMAEx_MultiBufferStart_IT+0xb10>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01a      	beq.n	80039f0 <HAL_DMAEx_MultiBufferStart_IT+0xac0>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a21      	ldr	r2, [pc, #132]	; (8003a44 <HAL_DMAEx_MultiBufferStart_IT+0xb14>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d012      	beq.n	80039ea <HAL_DMAEx_MultiBufferStart_IT+0xaba>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1f      	ldr	r2, [pc, #124]	; (8003a48 <HAL_DMAEx_MultiBufferStart_IT+0xb18>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d00a      	beq.n	80039e4 <HAL_DMAEx_MultiBufferStart_IT+0xab4>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1e      	ldr	r2, [pc, #120]	; (8003a4c <HAL_DMAEx_MultiBufferStart_IT+0xb1c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d102      	bne.n	80039de <HAL_DMAEx_MultiBufferStart_IT+0xaae>
 80039d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039dc:	e03f      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e2:	e03c      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039e8:	e039      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039ee:	e036      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80039f4:	e033      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039fa:	e030      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 80039fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a00:	e02d      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a06:	e02a      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a0c:	e027      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a0e:	2308      	movs	r3, #8
 8003a10:	e025      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a12:	2308      	movs	r3, #8
 8003a14:	e023      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a16:	2308      	movs	r3, #8
 8003a18:	e021      	b.n	8003a5e <HAL_DMAEx_MultiBufferStart_IT+0xb2e>
 8003a1a:	bf00      	nop
 8003a1c:	400260b8 	.word	0x400260b8
 8003a20:	40026010 	.word	0x40026010
 8003a24:	40026410 	.word	0x40026410
 8003a28:	40026070 	.word	0x40026070
 8003a2c:	40026470 	.word	0x40026470
 8003a30:	40026028 	.word	0x40026028
 8003a34:	40026428 	.word	0x40026428
 8003a38:	40026088 	.word	0x40026088
 8003a3c:	40026488 	.word	0x40026488
 8003a40:	40026040 	.word	0x40026040
 8003a44:	40026440 	.word	0x40026440
 8003a48:	400260a0 	.word	0x400260a0
 8003a4c:	400264a0 	.word	0x400264a0
 8003a50:	40026400 	.word	0x40026400
 8003a54:	40026058 	.word	0x40026058
 8003a58:	40026000 	.word	0x40026000
 8003a5c:	2308      	movs	r3, #8
 8003a5e:	4a9a      	ldr	r2, [pc, #616]	; (8003cc8 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 8003a60:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	461a      	mov	r2, r3
 8003a68:	4b98      	ldr	r3, [pc, #608]	; (8003ccc <HAL_DMAEx_MultiBufferStart_IT+0xd9c>)
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d960      	bls.n	8003b30 <HAL_DMAEx_MultiBufferStart_IT+0xc00>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a97      	ldr	r2, [pc, #604]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d057      	beq.n	8003b28 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a95      	ldr	r2, [pc, #596]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d050      	beq.n	8003b24 <HAL_DMAEx_MultiBufferStart_IT+0xbf4>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a94      	ldr	r2, [pc, #592]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d049      	beq.n	8003b20 <HAL_DMAEx_MultiBufferStart_IT+0xbf0>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a92      	ldr	r2, [pc, #584]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d042      	beq.n	8003b1c <HAL_DMAEx_MultiBufferStart_IT+0xbec>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a91      	ldr	r2, [pc, #580]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d03a      	beq.n	8003b16 <HAL_DMAEx_MultiBufferStart_IT+0xbe6>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a8f      	ldr	r2, [pc, #572]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d032      	beq.n	8003b10 <HAL_DMAEx_MultiBufferStart_IT+0xbe0>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a8e      	ldr	r2, [pc, #568]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d02a      	beq.n	8003b0a <HAL_DMAEx_MultiBufferStart_IT+0xbda>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a8c      	ldr	r2, [pc, #560]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d022      	beq.n	8003b04 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a8b      	ldr	r2, [pc, #556]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d01a      	beq.n	8003afe <HAL_DMAEx_MultiBufferStart_IT+0xbce>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a89      	ldr	r2, [pc, #548]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d012      	beq.n	8003af8 <HAL_DMAEx_MultiBufferStart_IT+0xbc8>
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a88      	ldr	r2, [pc, #544]	; (8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d00a      	beq.n	8003af2 <HAL_DMAEx_MultiBufferStart_IT+0xbc2>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a86      	ldr	r2, [pc, #536]	; (8003cfc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d102      	bne.n	8003aec <HAL_DMAEx_MultiBufferStart_IT+0xbbc>
 8003ae6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003aea:	e01e      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003aec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003af0:	e01b      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003af2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003af6:	e018      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003af8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003afc:	e015      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003afe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b02:	e012      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b08:	e00f      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b0e:	e00c      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b14:	e009      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b1a:	e006      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b1c:	2304      	movs	r3, #4
 8003b1e:	e004      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b20:	2304      	movs	r3, #4
 8003b22:	e002      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b24:	2304      	movs	r3, #4
 8003b26:	e000      	b.n	8003b2a <HAL_DMAEx_MultiBufferStart_IT+0xbfa>
 8003b28:	2304      	movs	r3, #4
 8003b2a:	4a75      	ldr	r2, [pc, #468]	; (8003d00 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003b2c:	60d3      	str	r3, [r2, #12]
 8003b2e:	e151      	b.n	8003dd4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	461a      	mov	r2, r3
 8003b36:	4b73      	ldr	r3, [pc, #460]	; (8003d04 <HAL_DMAEx_MultiBufferStart_IT+0xdd4>)
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d960      	bls.n	8003bfe <HAL_DMAEx_MultiBufferStart_IT+0xcce>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a63      	ldr	r2, [pc, #396]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d057      	beq.n	8003bf6 <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a62      	ldr	r2, [pc, #392]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d050      	beq.n	8003bf2 <HAL_DMAEx_MultiBufferStart_IT+0xcc2>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a60      	ldr	r2, [pc, #384]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d049      	beq.n	8003bee <HAL_DMAEx_MultiBufferStart_IT+0xcbe>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a5f      	ldr	r2, [pc, #380]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d042      	beq.n	8003bea <HAL_DMAEx_MultiBufferStart_IT+0xcba>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a5d      	ldr	r2, [pc, #372]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d03a      	beq.n	8003be4 <HAL_DMAEx_MultiBufferStart_IT+0xcb4>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a5c      	ldr	r2, [pc, #368]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d032      	beq.n	8003bde <HAL_DMAEx_MultiBufferStart_IT+0xcae>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a5a      	ldr	r2, [pc, #360]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d02a      	beq.n	8003bd8 <HAL_DMAEx_MultiBufferStart_IT+0xca8>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a59      	ldr	r2, [pc, #356]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d022      	beq.n	8003bd2 <HAL_DMAEx_MultiBufferStart_IT+0xca2>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a57      	ldr	r2, [pc, #348]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d01a      	beq.n	8003bcc <HAL_DMAEx_MultiBufferStart_IT+0xc9c>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a56      	ldr	r2, [pc, #344]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d012      	beq.n	8003bc6 <HAL_DMAEx_MultiBufferStart_IT+0xc96>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a54      	ldr	r2, [pc, #336]	; (8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_DMAEx_MultiBufferStart_IT+0xc90>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a53      	ldr	r2, [pc, #332]	; (8003cfc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d102      	bne.n	8003bba <HAL_DMAEx_MultiBufferStart_IT+0xc8a>
 8003bb4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bb8:	e01e      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bbe:	e01b      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bc0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bc4:	e018      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bc6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bca:	e015      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bcc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bd0:	e012      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bd6:	e00f      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bdc:	e00c      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be2:	e009      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be8:	e006      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bea:	2304      	movs	r3, #4
 8003bec:	e004      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bee:	2304      	movs	r3, #4
 8003bf0:	e002      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bf2:	2304      	movs	r3, #4
 8003bf4:	e000      	b.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0xcc8>
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	4a41      	ldr	r2, [pc, #260]	; (8003d00 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>)
 8003bfa:	6093      	str	r3, [r2, #8]
 8003bfc:	e0ea      	b.n	8003dd4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	461a      	mov	r2, r3
 8003c04:	4b40      	ldr	r3, [pc, #256]	; (8003d08 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>)
 8003c06:	429a      	cmp	r2, r3
 8003c08:	f240 8084 	bls.w	8003d14 <HAL_DMAEx_MultiBufferStart_IT+0xde4>
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a2f      	ldr	r2, [pc, #188]	; (8003cd0 <HAL_DMAEx_MultiBufferStart_IT+0xda0>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d07a      	beq.n	8003d0c <HAL_DMAEx_MultiBufferStart_IT+0xddc>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a2e      	ldr	r2, [pc, #184]	; (8003cd4 <HAL_DMAEx_MultiBufferStart_IT+0xda4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d050      	beq.n	8003cc2 <HAL_DMAEx_MultiBufferStart_IT+0xd92>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a2c      	ldr	r2, [pc, #176]	; (8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0xda8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d049      	beq.n	8003cbe <HAL_DMAEx_MultiBufferStart_IT+0xd8e>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a2b      	ldr	r2, [pc, #172]	; (8003cdc <HAL_DMAEx_MultiBufferStart_IT+0xdac>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d042      	beq.n	8003cba <HAL_DMAEx_MultiBufferStart_IT+0xd8a>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a29      	ldr	r2, [pc, #164]	; (8003ce0 <HAL_DMAEx_MultiBufferStart_IT+0xdb0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d03a      	beq.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0xd84>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a28      	ldr	r2, [pc, #160]	; (8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0xdb4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d032      	beq.n	8003cae <HAL_DMAEx_MultiBufferStart_IT+0xd7e>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a26      	ldr	r2, [pc, #152]	; (8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0xdb8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d02a      	beq.n	8003ca8 <HAL_DMAEx_MultiBufferStart_IT+0xd78>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a25      	ldr	r2, [pc, #148]	; (8003cec <HAL_DMAEx_MultiBufferStart_IT+0xdbc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d022      	beq.n	8003ca2 <HAL_DMAEx_MultiBufferStart_IT+0xd72>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a23      	ldr	r2, [pc, #140]	; (8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d01a      	beq.n	8003c9c <HAL_DMAEx_MultiBufferStart_IT+0xd6c>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a22      	ldr	r2, [pc, #136]	; (8003cf4 <HAL_DMAEx_MultiBufferStart_IT+0xdc4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d012      	beq.n	8003c96 <HAL_DMAEx_MultiBufferStart_IT+0xd66>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a20      	ldr	r2, [pc, #128]	; (8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0xdc8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d00a      	beq.n	8003c90 <HAL_DMAEx_MultiBufferStart_IT+0xd60>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a1f      	ldr	r2, [pc, #124]	; (8003cfc <HAL_DMAEx_MultiBufferStart_IT+0xdcc>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d102      	bne.n	8003c8a <HAL_DMAEx_MultiBufferStart_IT+0xd5a>
 8003c84:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c88:	e041      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c8e:	e03e      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c94:	e03b      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c96:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003c9a:	e038      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003c9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ca0:	e035      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003ca2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ca6:	e032      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003ca8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cac:	e02f      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cb2:	e02c      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cb8:	e029      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cba:	2304      	movs	r3, #4
 8003cbc:	e027      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cbe:	2304      	movs	r3, #4
 8003cc0:	e025      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cc2:	2304      	movs	r3, #4
 8003cc4:	e023      	b.n	8003d0e <HAL_DMAEx_MultiBufferStart_IT+0xdde>
 8003cc6:	bf00      	nop
 8003cc8:	40026000 	.word	0x40026000
 8003ccc:	40026458 	.word	0x40026458
 8003cd0:	40026010 	.word	0x40026010
 8003cd4:	40026410 	.word	0x40026410
 8003cd8:	40026070 	.word	0x40026070
 8003cdc:	40026470 	.word	0x40026470
 8003ce0:	40026028 	.word	0x40026028
 8003ce4:	40026428 	.word	0x40026428
 8003ce8:	40026088 	.word	0x40026088
 8003cec:	40026488 	.word	0x40026488
 8003cf0:	40026040 	.word	0x40026040
 8003cf4:	40026440 	.word	0x40026440
 8003cf8:	400260a0 	.word	0x400260a0
 8003cfc:	400264a0 	.word	0x400264a0
 8003d00:	40026400 	.word	0x40026400
 8003d04:	400260b8 	.word	0x400260b8
 8003d08:	40026058 	.word	0x40026058
 8003d0c:	2304      	movs	r3, #4
 8003d0e:	4a94      	ldr	r2, [pc, #592]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003d10:	60d3      	str	r3, [r2, #12]
 8003d12:	e05f      	b.n	8003dd4 <HAL_DMAEx_MultiBufferStart_IT+0xea4>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a92      	ldr	r2, [pc, #584]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d057      	beq.n	8003dce <HAL_DMAEx_MultiBufferStart_IT+0xe9e>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a91      	ldr	r2, [pc, #580]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d050      	beq.n	8003dca <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a8f      	ldr	r2, [pc, #572]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d049      	beq.n	8003dc6 <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a8e      	ldr	r2, [pc, #568]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d042      	beq.n	8003dc2 <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a8c      	ldr	r2, [pc, #560]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d03a      	beq.n	8003dbc <HAL_DMAEx_MultiBufferStart_IT+0xe8c>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a8b      	ldr	r2, [pc, #556]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d032      	beq.n	8003db6 <HAL_DMAEx_MultiBufferStart_IT+0xe86>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a89      	ldr	r2, [pc, #548]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d02a      	beq.n	8003db0 <HAL_DMAEx_MultiBufferStart_IT+0xe80>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a88      	ldr	r2, [pc, #544]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d022      	beq.n	8003daa <HAL_DMAEx_MultiBufferStart_IT+0xe7a>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a86      	ldr	r2, [pc, #536]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01a      	beq.n	8003da4 <HAL_DMAEx_MultiBufferStart_IT+0xe74>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a85      	ldr	r2, [pc, #532]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d012      	beq.n	8003d9e <HAL_DMAEx_MultiBufferStart_IT+0xe6e>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a83      	ldr	r2, [pc, #524]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d00a      	beq.n	8003d98 <HAL_DMAEx_MultiBufferStart_IT+0xe68>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a82      	ldr	r2, [pc, #520]	; (8003f90 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d102      	bne.n	8003d92 <HAL_DMAEx_MultiBufferStart_IT+0xe62>
 8003d8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d90:	e01e      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d96:	e01b      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d98:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003d9c:	e018      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003d9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003da2:	e015      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003da4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003da8:	e012      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003daa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dae:	e00f      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003db0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003db4:	e00c      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003db6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dba:	e009      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003dbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dc0:	e006      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003dc2:	2304      	movs	r3, #4
 8003dc4:	e004      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003dc6:	2304      	movs	r3, #4
 8003dc8:	e002      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003dca:	2304      	movs	r3, #4
 8003dcc:	e000      	b.n	8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	4a63      	ldr	r2, [pc, #396]	; (8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8003dd2:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4b6e      	ldr	r3, [pc, #440]	; (8003f94 <HAL_DMAEx_MultiBufferStart_IT+0x1064>)
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d95c      	bls.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0xf6a>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a5f      	ldr	r2, [pc, #380]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d053      	beq.n	8003e92 <HAL_DMAEx_MultiBufferStart_IT+0xf62>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a5e      	ldr	r2, [pc, #376]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d04c      	beq.n	8003e8e <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a5c      	ldr	r2, [pc, #368]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d045      	beq.n	8003e8a <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a5b      	ldr	r2, [pc, #364]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d03e      	beq.n	8003e86 <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a59      	ldr	r2, [pc, #356]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d037      	beq.n	8003e82 <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a58      	ldr	r2, [pc, #352]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d030      	beq.n	8003e7e <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a56      	ldr	r2, [pc, #344]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d029      	beq.n	8003e7a <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a55      	ldr	r2, [pc, #340]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d022      	beq.n	8003e76 <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a53      	ldr	r2, [pc, #332]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d01a      	beq.n	8003e70 <HAL_DMAEx_MultiBufferStart_IT+0xf40>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a52      	ldr	r2, [pc, #328]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d012      	beq.n	8003e6a <HAL_DMAEx_MultiBufferStart_IT+0xf3a>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a50      	ldr	r2, [pc, #320]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00a      	beq.n	8003e64 <HAL_DMAEx_MultiBufferStart_IT+0xf34>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a4f      	ldr	r2, [pc, #316]	; (8003f90 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d102      	bne.n	8003e5e <HAL_DMAEx_MultiBufferStart_IT+0xf2e>
 8003e58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e5c:	e01a      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e62:	e017      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e68:	e014      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e6e:	e011      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e74:	e00e      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e76:	2340      	movs	r3, #64	; 0x40
 8003e78:	e00c      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e7a:	2340      	movs	r3, #64	; 0x40
 8003e7c:	e00a      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e7e:	2340      	movs	r3, #64	; 0x40
 8003e80:	e008      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e82:	2340      	movs	r3, #64	; 0x40
 8003e84:	e006      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e004      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e002      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e000      	b.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0xf64>
 8003e92:	2301      	movs	r3, #1
 8003e94:	4a40      	ldr	r2, [pc, #256]	; (8003f98 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003e96:	60d3      	str	r3, [r2, #12]
 8003e98:	e141      	b.n	800411e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4b3e      	ldr	r3, [pc, #248]	; (8003f9c <HAL_DMAEx_MultiBufferStart_IT+0x106c>)
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d97c      	bls.n	8003fa0 <HAL_DMAEx_MultiBufferStart_IT+0x1070>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a2e      	ldr	r2, [pc, #184]	; (8003f64 <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d053      	beq.n	8003f58 <HAL_DMAEx_MultiBufferStart_IT+0x1028>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a2c      	ldr	r2, [pc, #176]	; (8003f68 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d04c      	beq.n	8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x1024>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a2b      	ldr	r2, [pc, #172]	; (8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d045      	beq.n	8003f50 <HAL_DMAEx_MultiBufferStart_IT+0x1020>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a29      	ldr	r2, [pc, #164]	; (8003f70 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d03e      	beq.n	8003f4c <HAL_DMAEx_MultiBufferStart_IT+0x101c>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a28      	ldr	r2, [pc, #160]	; (8003f74 <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d037      	beq.n	8003f48 <HAL_DMAEx_MultiBufferStart_IT+0x1018>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a26      	ldr	r2, [pc, #152]	; (8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x1048>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d030      	beq.n	8003f44 <HAL_DMAEx_MultiBufferStart_IT+0x1014>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a25      	ldr	r2, [pc, #148]	; (8003f7c <HAL_DMAEx_MultiBufferStart_IT+0x104c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d029      	beq.n	8003f40 <HAL_DMAEx_MultiBufferStart_IT+0x1010>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a23      	ldr	r2, [pc, #140]	; (8003f80 <HAL_DMAEx_MultiBufferStart_IT+0x1050>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d022      	beq.n	8003f3c <HAL_DMAEx_MultiBufferStart_IT+0x100c>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a22      	ldr	r2, [pc, #136]	; (8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x1054>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d01a      	beq.n	8003f36 <HAL_DMAEx_MultiBufferStart_IT+0x1006>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a20      	ldr	r2, [pc, #128]	; (8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x1058>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d012      	beq.n	8003f30 <HAL_DMAEx_MultiBufferStart_IT+0x1000>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a1f      	ldr	r2, [pc, #124]	; (8003f8c <HAL_DMAEx_MultiBufferStart_IT+0x105c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d00a      	beq.n	8003f2a <HAL_DMAEx_MultiBufferStart_IT+0xffa>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a1d      	ldr	r2, [pc, #116]	; (8003f90 <HAL_DMAEx_MultiBufferStart_IT+0x1060>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d102      	bne.n	8003f24 <HAL_DMAEx_MultiBufferStart_IT+0xff4>
 8003f1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f22:	e01a      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f24:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f28:	e017      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f2e:	e014      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f34:	e011      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003f3a:	e00e      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f3c:	2340      	movs	r3, #64	; 0x40
 8003f3e:	e00c      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f40:	2340      	movs	r3, #64	; 0x40
 8003f42:	e00a      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f44:	2340      	movs	r3, #64	; 0x40
 8003f46:	e008      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f48:	2340      	movs	r3, #64	; 0x40
 8003f4a:	e006      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e004      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e002      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f54:	2301      	movs	r3, #1
 8003f56:	e000      	b.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x102a>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	4a0f      	ldr	r2, [pc, #60]	; (8003f98 <HAL_DMAEx_MultiBufferStart_IT+0x1068>)
 8003f5c:	6093      	str	r3, [r2, #8]
 8003f5e:	e0de      	b.n	800411e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8003f60:	40026000 	.word	0x40026000
 8003f64:	40026010 	.word	0x40026010
 8003f68:	40026410 	.word	0x40026410
 8003f6c:	40026070 	.word	0x40026070
 8003f70:	40026470 	.word	0x40026470
 8003f74:	40026028 	.word	0x40026028
 8003f78:	40026428 	.word	0x40026428
 8003f7c:	40026088 	.word	0x40026088
 8003f80:	40026488 	.word	0x40026488
 8003f84:	40026040 	.word	0x40026040
 8003f88:	40026440 	.word	0x40026440
 8003f8c:	400260a0 	.word	0x400260a0
 8003f90:	400264a0 	.word	0x400264a0
 8003f94:	40026458 	.word	0x40026458
 8003f98:	40026400 	.word	0x40026400
 8003f9c:	400260b8 	.word	0x400260b8
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	4b78      	ldr	r3, [pc, #480]	; (8004188 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d95c      	bls.n	8004066 <HAL_DMAEx_MultiBufferStart_IT+0x1136>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a76      	ldr	r2, [pc, #472]	; (800418c <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d053      	beq.n	800405e <HAL_DMAEx_MultiBufferStart_IT+0x112e>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a75      	ldr	r2, [pc, #468]	; (8004190 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d04c      	beq.n	800405a <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a73      	ldr	r2, [pc, #460]	; (8004194 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d045      	beq.n	8004056 <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a72      	ldr	r2, [pc, #456]	; (8004198 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d03e      	beq.n	8004052 <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a70      	ldr	r2, [pc, #448]	; (800419c <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d037      	beq.n	800404e <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a6f      	ldr	r2, [pc, #444]	; (80041a0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d030      	beq.n	800404a <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a6d      	ldr	r2, [pc, #436]	; (80041a4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d029      	beq.n	8004046 <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a6c      	ldr	r2, [pc, #432]	; (80041a8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d022      	beq.n	8004042 <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a6a      	ldr	r2, [pc, #424]	; (80041ac <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01a      	beq.n	800403c <HAL_DMAEx_MultiBufferStart_IT+0x110c>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a69      	ldr	r2, [pc, #420]	; (80041b0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d012      	beq.n	8004036 <HAL_DMAEx_MultiBufferStart_IT+0x1106>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a67      	ldr	r2, [pc, #412]	; (80041b4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00a      	beq.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0x1100>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a66      	ldr	r2, [pc, #408]	; (80041b8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d102      	bne.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0x10fa>
 8004024:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004028:	e01a      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800402a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800402e:	e017      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004030:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004034:	e014      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004036:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800403a:	e011      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800403c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004040:	e00e      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004042:	2340      	movs	r3, #64	; 0x40
 8004044:	e00c      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004046:	2340      	movs	r3, #64	; 0x40
 8004048:	e00a      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800404a:	2340      	movs	r3, #64	; 0x40
 800404c:	e008      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800404e:	2340      	movs	r3, #64	; 0x40
 8004050:	e006      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004052:	2301      	movs	r3, #1
 8004054:	e004      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 8004056:	2301      	movs	r3, #1
 8004058:	e002      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800405a:	2301      	movs	r3, #1
 800405c:	e000      	b.n	8004060 <HAL_DMAEx_MultiBufferStart_IT+0x1130>
 800405e:	2301      	movs	r3, #1
 8004060:	4a56      	ldr	r2, [pc, #344]	; (80041bc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004062:	60d3      	str	r3, [r2, #12]
 8004064:	e05b      	b.n	800411e <HAL_DMAEx_MultiBufferStart_IT+0x11ee>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a48      	ldr	r2, [pc, #288]	; (800418c <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d053      	beq.n	8004118 <HAL_DMAEx_MultiBufferStart_IT+0x11e8>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a46      	ldr	r2, [pc, #280]	; (8004190 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d04c      	beq.n	8004114 <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a45      	ldr	r2, [pc, #276]	; (8004194 <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d045      	beq.n	8004110 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a43      	ldr	r2, [pc, #268]	; (8004198 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d03e      	beq.n	800410c <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a42      	ldr	r2, [pc, #264]	; (800419c <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d037      	beq.n	8004108 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a40      	ldr	r2, [pc, #256]	; (80041a0 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d030      	beq.n	8004104 <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a3f      	ldr	r2, [pc, #252]	; (80041a4 <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d029      	beq.n	8004100 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a3d      	ldr	r2, [pc, #244]	; (80041a8 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d022      	beq.n	80040fc <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a3c      	ldr	r2, [pc, #240]	; (80041ac <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d01a      	beq.n	80040f6 <HAL_DMAEx_MultiBufferStart_IT+0x11c6>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a3a      	ldr	r2, [pc, #232]	; (80041b0 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d012      	beq.n	80040f0 <HAL_DMAEx_MultiBufferStart_IT+0x11c0>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a39      	ldr	r2, [pc, #228]	; (80041b4 <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d00a      	beq.n	80040ea <HAL_DMAEx_MultiBufferStart_IT+0x11ba>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a37      	ldr	r2, [pc, #220]	; (80041b8 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d102      	bne.n	80040e4 <HAL_DMAEx_MultiBufferStart_IT+0x11b4>
 80040de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040e2:	e01a      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040e8:	e017      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040ee:	e014      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040f4:	e011      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040fa:	e00e      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	e00c      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004100:	2340      	movs	r3, #64	; 0x40
 8004102:	e00a      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004104:	2340      	movs	r3, #64	; 0x40
 8004106:	e008      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004108:	2340      	movs	r3, #64	; 0x40
 800410a:	e006      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 800410c:	2301      	movs	r3, #1
 800410e:	e004      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004110:	2301      	movs	r3, #1
 8004112:	e002      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004114:	2301      	movs	r3, #1
 8004116:	e000      	b.n	800411a <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004118:	2301      	movs	r3, #1
 800411a:	4a28      	ldr	r2, [pc, #160]	; (80041bc <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 800411c:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f042 0216 	orr.w	r2, r2, #22
 800412c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	695a      	ldr	r2, [r3, #20]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800413c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	2b00      	cmp	r3, #0
 8004144:	d103      	bne.n	800414e <HAL_DMAEx_MultiBufferStart_IT+0x121e>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414a:	2b00      	cmp	r3, #0
 800414c:	d007      	beq.n	800415e <HAL_DMAEx_MultiBufferStart_IT+0x122e>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0208 	orr.w	r2, r2, #8
 800415c:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e005      	b.n	800417c <HAL_DMAEx_MultiBufferStart_IT+0x124c>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004178:	2302      	movs	r3, #2
 800417a:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 800417c:	7dfb      	ldrb	r3, [r7, #23]
}
 800417e:	4618      	mov	r0, r3
 8004180:	3718      	adds	r7, #24
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	40026058 	.word	0x40026058
 800418c:	40026010 	.word	0x40026010
 8004190:	40026410 	.word	0x40026410
 8004194:	40026070 	.word	0x40026070
 8004198:	40026470 	.word	0x40026470
 800419c:	40026028 	.word	0x40026028
 80041a0:	40026428 	.word	0x40026428
 80041a4:	40026088 	.word	0x40026088
 80041a8:	40026488 	.word	0x40026488
 80041ac:	40026040 	.word	0x40026040
 80041b0:	40026440 	.word	0x40026440
 80041b4:	400260a0 	.word	0x400260a0
 80041b8:	400264a0 	.word	0x400264a0
 80041bc:	40026000 	.word	0x40026000

080041c0 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	4613      	mov	r3, r2
 80041cc:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d104      	bne.n	80041de <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	60da      	str	r2, [r3, #12]
 80041dc:	e003      	b.n	80041e6 <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3714      	adds	r7, #20
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
 8004200:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	2b40      	cmp	r3, #64	; 0x40
 8004210:	d108      	bne.n	8004224 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004222:	e007      	b.n	8004234 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	60da      	str	r2, [r3, #12]
}
 8004234:	bf00      	nop
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004240:	b480      	push	{r7}
 8004242:	b089      	sub	sp, #36	; 0x24
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800424e:	2300      	movs	r3, #0
 8004250:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004252:	2300      	movs	r3, #0
 8004254:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]
 800425a:	e16b      	b.n	8004534 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800425c:	2201      	movs	r2, #1
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4013      	ands	r3, r2
 800426e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	429a      	cmp	r2, r3
 8004276:	f040 815a 	bne.w	800452e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f003 0303 	and.w	r3, r3, #3
 8004282:	2b01      	cmp	r3, #1
 8004284:	d005      	beq.n	8004292 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800428e:	2b02      	cmp	r3, #2
 8004290:	d130      	bne.n	80042f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	2203      	movs	r2, #3
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4013      	ands	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042c8:	2201      	movs	r2, #1
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	43db      	mvns	r3, r3
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	4013      	ands	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	091b      	lsrs	r3, r3, #4
 80042de:	f003 0201 	and.w	r2, r3, #1
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	fa02 f303 	lsl.w	r3, r2, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 0303 	and.w	r3, r3, #3
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d017      	beq.n	8004330 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	2203      	movs	r2, #3
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43db      	mvns	r3, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4013      	ands	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	4313      	orrs	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f003 0303 	and.w	r3, r3, #3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d123      	bne.n	8004384 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	08da      	lsrs	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3208      	adds	r2, #8
 8004344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004348:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	220f      	movs	r2, #15
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	fa02 f303 	lsl.w	r3, r2, r3
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	08da      	lsrs	r2, r3, #3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	3208      	adds	r2, #8
 800437e:	69b9      	ldr	r1, [r7, #24]
 8004380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	2203      	movs	r2, #3
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 0203 	and.w	r2, r3, #3
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80b4 	beq.w	800452e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	4b60      	ldr	r3, [pc, #384]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	4a5f      	ldr	r2, [pc, #380]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043d4:	6453      	str	r3, [r2, #68]	; 0x44
 80043d6:	4b5d      	ldr	r3, [pc, #372]	; (800454c <HAL_GPIO_Init+0x30c>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043de:	60fb      	str	r3, [r7, #12]
 80043e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043e2:	4a5b      	ldr	r2, [pc, #364]	; (8004550 <HAL_GPIO_Init+0x310>)
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	089b      	lsrs	r3, r3, #2
 80043e8:	3302      	adds	r3, #2
 80043ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	220f      	movs	r2, #15
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a52      	ldr	r2, [pc, #328]	; (8004554 <HAL_GPIO_Init+0x314>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d02b      	beq.n	8004466 <HAL_GPIO_Init+0x226>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a51      	ldr	r2, [pc, #324]	; (8004558 <HAL_GPIO_Init+0x318>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d025      	beq.n	8004462 <HAL_GPIO_Init+0x222>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a50      	ldr	r2, [pc, #320]	; (800455c <HAL_GPIO_Init+0x31c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01f      	beq.n	800445e <HAL_GPIO_Init+0x21e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a4f      	ldr	r2, [pc, #316]	; (8004560 <HAL_GPIO_Init+0x320>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d019      	beq.n	800445a <HAL_GPIO_Init+0x21a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a4e      	ldr	r2, [pc, #312]	; (8004564 <HAL_GPIO_Init+0x324>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d013      	beq.n	8004456 <HAL_GPIO_Init+0x216>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a4d      	ldr	r2, [pc, #308]	; (8004568 <HAL_GPIO_Init+0x328>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00d      	beq.n	8004452 <HAL_GPIO_Init+0x212>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a4c      	ldr	r2, [pc, #304]	; (800456c <HAL_GPIO_Init+0x32c>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_GPIO_Init+0x20e>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a4b      	ldr	r2, [pc, #300]	; (8004570 <HAL_GPIO_Init+0x330>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d101      	bne.n	800444a <HAL_GPIO_Init+0x20a>
 8004446:	2307      	movs	r3, #7
 8004448:	e00e      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800444a:	2308      	movs	r3, #8
 800444c:	e00c      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800444e:	2306      	movs	r3, #6
 8004450:	e00a      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004452:	2305      	movs	r3, #5
 8004454:	e008      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004456:	2304      	movs	r3, #4
 8004458:	e006      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800445a:	2303      	movs	r3, #3
 800445c:	e004      	b.n	8004468 <HAL_GPIO_Init+0x228>
 800445e:	2302      	movs	r3, #2
 8004460:	e002      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <HAL_GPIO_Init+0x228>
 8004466:	2300      	movs	r3, #0
 8004468:	69fa      	ldr	r2, [r7, #28]
 800446a:	f002 0203 	and.w	r2, r2, #3
 800446e:	0092      	lsls	r2, r2, #2
 8004470:	4093      	lsls	r3, r2
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4313      	orrs	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004478:	4935      	ldr	r1, [pc, #212]	; (8004550 <HAL_GPIO_Init+0x310>)
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	3302      	adds	r3, #2
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004486:	4b3b      	ldr	r3, [pc, #236]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	43db      	mvns	r3, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4013      	ands	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044aa:	4a32      	ldr	r2, [pc, #200]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80044b0:	4b30      	ldr	r3, [pc, #192]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	43db      	mvns	r3, r3
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	4013      	ands	r3, r2
 80044be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044d4:	4a27      	ldr	r2, [pc, #156]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044da:	4b26      	ldr	r3, [pc, #152]	; (8004574 <HAL_GPIO_Init+0x334>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	43db      	mvns	r3, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4013      	ands	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044fe:	4a1d      	ldr	r2, [pc, #116]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004504:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <HAL_GPIO_Init+0x334>)
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	43db      	mvns	r3, r3
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	4013      	ands	r3, r2
 8004512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d003      	beq.n	8004528 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004528:	4a12      	ldr	r2, [pc, #72]	; (8004574 <HAL_GPIO_Init+0x334>)
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3301      	adds	r3, #1
 8004532:	61fb      	str	r3, [r7, #28]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	2b0f      	cmp	r3, #15
 8004538:	f67f ae90 	bls.w	800425c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	3724      	adds	r7, #36	; 0x24
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800
 8004550:	40013800 	.word	0x40013800
 8004554:	40020000 	.word	0x40020000
 8004558:	40020400 	.word	0x40020400
 800455c:	40020800 	.word	0x40020800
 8004560:	40020c00 	.word	0x40020c00
 8004564:	40021000 	.word	0x40021000
 8004568:	40021400 	.word	0x40021400
 800456c:	40021800 	.word	0x40021800
 8004570:	40021c00 	.word	0x40021c00
 8004574:	40013c00 	.word	0x40013c00

08004578 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	460b      	mov	r3, r1
 8004582:	807b      	strh	r3, [r7, #2]
 8004584:	4613      	mov	r3, r2
 8004586:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004588:	787b      	ldrb	r3, [r7, #1]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800458e:	887a      	ldrh	r2, [r7, #2]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004594:	e003      	b.n	800459e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004596:	887b      	ldrh	r3, [r7, #2]
 8004598:	041a      	lsls	r2, r3, #16
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	619a      	str	r2, [r3, #24]
}
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
	...

080045ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e12b      	b.n	8004816 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d106      	bne.n	80045d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f7fd fa54 	bl	8001a80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2224      	movs	r2, #36	; 0x24
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0201 	bic.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800460e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004610:	f002 fd9c 	bl	800714c <HAL_RCC_GetPCLK1Freq>
 8004614:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	4a81      	ldr	r2, [pc, #516]	; (8004820 <HAL_I2C_Init+0x274>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d807      	bhi.n	8004630 <HAL_I2C_Init+0x84>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a80      	ldr	r2, [pc, #512]	; (8004824 <HAL_I2C_Init+0x278>)
 8004624:	4293      	cmp	r3, r2
 8004626:	bf94      	ite	ls
 8004628:	2301      	movls	r3, #1
 800462a:	2300      	movhi	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	e006      	b.n	800463e <HAL_I2C_Init+0x92>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4a7d      	ldr	r2, [pc, #500]	; (8004828 <HAL_I2C_Init+0x27c>)
 8004634:	4293      	cmp	r3, r2
 8004636:	bf94      	ite	ls
 8004638:	2301      	movls	r3, #1
 800463a:	2300      	movhi	r3, #0
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e0e7      	b.n	8004816 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4a78      	ldr	r2, [pc, #480]	; (800482c <HAL_I2C_Init+0x280>)
 800464a:	fba2 2303 	umull	r2, r3, r2, r3
 800464e:	0c9b      	lsrs	r3, r3, #18
 8004650:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	430a      	orrs	r2, r1
 8004664:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	4a6a      	ldr	r2, [pc, #424]	; (8004820 <HAL_I2C_Init+0x274>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d802      	bhi.n	8004680 <HAL_I2C_Init+0xd4>
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	3301      	adds	r3, #1
 800467e:	e009      	b.n	8004694 <HAL_I2C_Init+0xe8>
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004686:	fb02 f303 	mul.w	r3, r2, r3
 800468a:	4a69      	ldr	r2, [pc, #420]	; (8004830 <HAL_I2C_Init+0x284>)
 800468c:	fba2 2303 	umull	r2, r3, r2, r3
 8004690:	099b      	lsrs	r3, r3, #6
 8004692:	3301      	adds	r3, #1
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6812      	ldr	r2, [r2, #0]
 8004698:	430b      	orrs	r3, r1
 800469a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	495c      	ldr	r1, [pc, #368]	; (8004820 <HAL_I2C_Init+0x274>)
 80046b0:	428b      	cmp	r3, r1
 80046b2:	d819      	bhi.n	80046e8 <HAL_I2C_Init+0x13c>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	1e59      	subs	r1, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	fbb1 f3f3 	udiv	r3, r1, r3
 80046c2:	1c59      	adds	r1, r3, #1
 80046c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80046c8:	400b      	ands	r3, r1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00a      	beq.n	80046e4 <HAL_I2C_Init+0x138>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	1e59      	subs	r1, r3, #1
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80046dc:	3301      	adds	r3, #1
 80046de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046e2:	e051      	b.n	8004788 <HAL_I2C_Init+0x1dc>
 80046e4:	2304      	movs	r3, #4
 80046e6:	e04f      	b.n	8004788 <HAL_I2C_Init+0x1dc>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d111      	bne.n	8004714 <HAL_I2C_Init+0x168>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	1e58      	subs	r0, r3, #1
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6859      	ldr	r1, [r3, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	440b      	add	r3, r1
 80046fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004702:	3301      	adds	r3, #1
 8004704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004708:	2b00      	cmp	r3, #0
 800470a:	bf0c      	ite	eq
 800470c:	2301      	moveq	r3, #1
 800470e:	2300      	movne	r3, #0
 8004710:	b2db      	uxtb	r3, r3
 8004712:	e012      	b.n	800473a <HAL_I2C_Init+0x18e>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	1e58      	subs	r0, r3, #1
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6859      	ldr	r1, [r3, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	0099      	lsls	r1, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	fbb0 f3f3 	udiv	r3, r0, r3
 800472a:	3301      	adds	r3, #1
 800472c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_I2C_Init+0x196>
 800473e:	2301      	movs	r3, #1
 8004740:	e022      	b.n	8004788 <HAL_I2C_Init+0x1dc>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10e      	bne.n	8004768 <HAL_I2C_Init+0x1bc>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	1e58      	subs	r0, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6859      	ldr	r1, [r3, #4]
 8004752:	460b      	mov	r3, r1
 8004754:	005b      	lsls	r3, r3, #1
 8004756:	440b      	add	r3, r1
 8004758:	fbb0 f3f3 	udiv	r3, r0, r3
 800475c:	3301      	adds	r3, #1
 800475e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004766:	e00f      	b.n	8004788 <HAL_I2C_Init+0x1dc>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	1e58      	subs	r0, r3, #1
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6859      	ldr	r1, [r3, #4]
 8004770:	460b      	mov	r3, r1
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	0099      	lsls	r1, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	fbb0 f3f3 	udiv	r3, r0, r3
 800477e:	3301      	adds	r3, #1
 8004780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004784:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	6809      	ldr	r1, [r1, #0]
 800478c:	4313      	orrs	r3, r2
 800478e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69da      	ldr	r2, [r3, #28]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6911      	ldr	r1, [r2, #16]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	68d2      	ldr	r2, [r2, #12]
 80047c2:	4311      	orrs	r1, r2
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	430b      	orrs	r3, r1
 80047ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3710      	adds	r7, #16
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	000186a0 	.word	0x000186a0
 8004824:	001e847f 	.word	0x001e847f
 8004828:	003d08ff 	.word	0x003d08ff
 800482c:	431bde83 	.word	0x431bde83
 8004830:	10624dd3 	.word	0x10624dd3

08004834 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af02      	add	r7, sp, #8
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	607a      	str	r2, [r7, #4]
 800483e:	461a      	mov	r2, r3
 8004840:	460b      	mov	r3, r1
 8004842:	817b      	strh	r3, [r7, #10]
 8004844:	4613      	mov	r3, r2
 8004846:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004848:	f7fd fb6e 	bl	8001f28 <HAL_GetTick>
 800484c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b20      	cmp	r3, #32
 8004858:	f040 80e0 	bne.w	8004a1c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	2319      	movs	r3, #25
 8004862:	2201      	movs	r2, #1
 8004864:	4970      	ldr	r1, [pc, #448]	; (8004a28 <HAL_I2C_Master_Transmit+0x1f4>)
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f001 fde8 	bl	800643c <I2C_WaitOnFlagUntilTimeout>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004872:	2302      	movs	r3, #2
 8004874:	e0d3      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_I2C_Master_Transmit+0x50>
 8004880:	2302      	movs	r3, #2
 8004882:	e0cc      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b01      	cmp	r3, #1
 8004898:	d007      	beq.n	80048aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f042 0201 	orr.w	r2, r2, #1
 80048a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2221      	movs	r2, #33	; 0x21
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2210      	movs	r2, #16
 80048c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	893a      	ldrh	r2, [r7, #8]
 80048da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4a50      	ldr	r2, [pc, #320]	; (8004a2c <HAL_I2C_Master_Transmit+0x1f8>)
 80048ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80048ec:	8979      	ldrh	r1, [r7, #10]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	6a3a      	ldr	r2, [r7, #32]
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f001 fc78 	bl	80061e8 <I2C_MasterRequestWrite>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e08d      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004902:	2300      	movs	r3, #0
 8004904:	613b      	str	r3, [r7, #16]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	613b      	str	r3, [r7, #16]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	613b      	str	r3, [r7, #16]
 8004916:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004918:	e066      	b.n	80049e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	6a39      	ldr	r1, [r7, #32]
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f001 fe62 	bl	80065e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00d      	beq.n	8004946 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	2b04      	cmp	r3, #4
 8004930:	d107      	bne.n	8004942 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004940:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e06b      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	781a      	ldrb	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	1c5a      	adds	r2, r3, #1
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	3b01      	subs	r3, #1
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b04      	cmp	r3, #4
 8004982:	d11b      	bne.n	80049bc <HAL_I2C_Master_Transmit+0x188>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004988:	2b00      	cmp	r3, #0
 800498a:	d017      	beq.n	80049bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	781a      	ldrb	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	6a39      	ldr	r1, [r7, #32]
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f001 fe52 	bl	800666a <I2C_WaitOnBTFFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00d      	beq.n	80049e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d107      	bne.n	80049e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e01a      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d194      	bne.n	800491a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e000      	b.n	8004a1e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a1c:	2302      	movs	r3, #2
  }
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3718      	adds	r7, #24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	00100002 	.word	0x00100002
 8004a2c:	ffff0000 	.word	0xffff0000

08004a30 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b088      	sub	sp, #32
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a58:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a5a:	7bfb      	ldrb	r3, [r7, #15]
 8004a5c:	2b10      	cmp	r3, #16
 8004a5e:	d003      	beq.n	8004a68 <HAL_I2C_EV_IRQHandler+0x38>
 8004a60:	7bfb      	ldrb	r3, [r7, #15]
 8004a62:	2b40      	cmp	r3, #64	; 0x40
 8004a64:	f040 80c1 	bne.w	8004bea <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10d      	bne.n	8004a9e <HAL_I2C_EV_IRQHandler+0x6e>
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004a88:	d003      	beq.n	8004a92 <HAL_I2C_EV_IRQHandler+0x62>
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004a90:	d101      	bne.n	8004a96 <HAL_I2C_EV_IRQHandler+0x66>
 8004a92:	2301      	movs	r3, #1
 8004a94:	e000      	b.n	8004a98 <HAL_I2C_EV_IRQHandler+0x68>
 8004a96:	2300      	movs	r3, #0
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	f000 8132 	beq.w	8004d02 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00c      	beq.n	8004ac2 <HAL_I2C_EV_IRQHandler+0x92>
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	0a5b      	lsrs	r3, r3, #9
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d006      	beq.n	8004ac2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f001 fe7a 	bl	80067ae <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fd79 	bl	80055b2 <I2C_Master_SB>
 8004ac0:	e092      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	08db      	lsrs	r3, r3, #3
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d009      	beq.n	8004ae2 <HAL_I2C_EV_IRQHandler+0xb2>
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	0a5b      	lsrs	r3, r3, #9
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 fdef 	bl	80056be <I2C_Master_ADD10>
 8004ae0:	e082      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	085b      	lsrs	r3, r3, #1
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d009      	beq.n	8004b02 <HAL_I2C_EV_IRQHandler+0xd2>
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	0a5b      	lsrs	r3, r3, #9
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fe09 	bl	8005712 <I2C_Master_ADDR>
 8004b00:	e072      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	089b      	lsrs	r3, r3, #2
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d03b      	beq.n	8004b86 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b1c:	f000 80f3 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	09db      	lsrs	r3, r3, #7
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00f      	beq.n	8004b4c <HAL_I2C_EV_IRQHandler+0x11c>
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	0a9b      	lsrs	r3, r3, #10
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d009      	beq.n	8004b4c <HAL_I2C_EV_IRQHandler+0x11c>
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	089b      	lsrs	r3, r3, #2
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d103      	bne.n	8004b4c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f9f3 	bl	8004f30 <I2C_MasterTransmit_TXE>
 8004b4a:	e04d      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	089b      	lsrs	r3, r3, #2
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 80d6 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	0a5b      	lsrs	r3, r3, #9
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f000 80cf 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004b68:	7bbb      	ldrb	r3, [r7, #14]
 8004b6a:	2b21      	cmp	r3, #33	; 0x21
 8004b6c:	d103      	bne.n	8004b76 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fa7a 	bl	8005068 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b74:	e0c7      	b.n	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
 8004b78:	2b40      	cmp	r3, #64	; 0x40
 8004b7a:	f040 80c4 	bne.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 fae8 	bl	8005154 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b84:	e0bf      	b.n	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b94:	f000 80b7 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	099b      	lsrs	r3, r3, #6
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00f      	beq.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x194>
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	0a9b      	lsrs	r3, r3, #10
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d009      	beq.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x194>
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	089b      	lsrs	r3, r3, #2
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d103      	bne.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fb5d 	bl	800527c <I2C_MasterReceive_RXNE>
 8004bc2:	e011      	b.n	8004be8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	089b      	lsrs	r3, r3, #2
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 809a 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	0a5b      	lsrs	r3, r3, #9
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 8093 	beq.w	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 fbfc 	bl	80053de <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004be6:	e08e      	b.n	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004be8:	e08d      	b.n	8004d06 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d004      	beq.n	8004bfc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	61fb      	str	r3, [r7, #28]
 8004bfa:	e007      	b.n	8004c0c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	085b      	lsrs	r3, r3, #1
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d012      	beq.n	8004c3e <HAL_I2C_EV_IRQHandler+0x20e>
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	0a5b      	lsrs	r3, r3, #9
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00c      	beq.n	8004c3e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004c34:	69b9      	ldr	r1, [r7, #24]
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 ffba 	bl	8005bb0 <I2C_Slave_ADDR>
 8004c3c:	e066      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	091b      	lsrs	r3, r3, #4
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d009      	beq.n	8004c5e <HAL_I2C_EV_IRQHandler+0x22e>
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	0a5b      	lsrs	r3, r3, #9
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fff4 	bl	8005c44 <I2C_Slave_STOPF>
 8004c5c:	e056      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c5e:	7bbb      	ldrb	r3, [r7, #14]
 8004c60:	2b21      	cmp	r3, #33	; 0x21
 8004c62:	d002      	beq.n	8004c6a <HAL_I2C_EV_IRQHandler+0x23a>
 8004c64:	7bbb      	ldrb	r3, [r7, #14]
 8004c66:	2b29      	cmp	r3, #41	; 0x29
 8004c68:	d125      	bne.n	8004cb6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	09db      	lsrs	r3, r3, #7
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00f      	beq.n	8004c96 <HAL_I2C_EV_IRQHandler+0x266>
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	0a9b      	lsrs	r3, r3, #10
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d009      	beq.n	8004c96 <HAL_I2C_EV_IRQHandler+0x266>
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	089b      	lsrs	r3, r3, #2
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d103      	bne.n	8004c96 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fed0 	bl	8005a34 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c94:	e039      	b.n	8004d0a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	089b      	lsrs	r3, r3, #2
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d033      	beq.n	8004d0a <HAL_I2C_EV_IRQHandler+0x2da>
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	0a5b      	lsrs	r3, r3, #9
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d02d      	beq.n	8004d0a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fefd 	bl	8005aae <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cb4:	e029      	b.n	8004d0a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	099b      	lsrs	r3, r3, #6
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00f      	beq.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	0a9b      	lsrs	r3, r3, #10
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d009      	beq.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	089b      	lsrs	r3, r3, #2
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 ff08 	bl	8005af0 <I2C_SlaveReceive_RXNE>
 8004ce0:	e014      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	089b      	lsrs	r3, r3, #2
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00e      	beq.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	0a5b      	lsrs	r3, r3, #9
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 ff36 	bl	8005b6c <I2C_SlaveReceive_BTF>
 8004d00:	e004      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004d02:	bf00      	nop
 8004d04:	e002      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d06:	bf00      	nop
 8004d08:	e000      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d0a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b08a      	sub	sp, #40	; 0x28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d34:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	0a1b      	lsrs	r3, r3, #8
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00e      	beq.n	8004d60 <HAL_I2C_ER_IRQHandler+0x4e>
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	0a1b      	lsrs	r3, r3, #8
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d008      	beq.n	8004d60 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	f043 0301 	orr.w	r3, r3, #1
 8004d54:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004d5e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	0a5b      	lsrs	r3, r3, #9
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00e      	beq.n	8004d8a <HAL_I2C_ER_IRQHandler+0x78>
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	0a1b      	lsrs	r3, r3, #8
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7a:	f043 0302 	orr.w	r3, r3, #2
 8004d7e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004d88:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	0a9b      	lsrs	r3, r3, #10
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d03f      	beq.n	8004e16 <HAL_I2C_ER_IRQHandler+0x104>
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	0a1b      	lsrs	r3, r3, #8
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d039      	beq.n	8004e16 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004da2:	7efb      	ldrb	r3, [r7, #27]
 8004da4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004db4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dba:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004dbc:	7ebb      	ldrb	r3, [r7, #26]
 8004dbe:	2b20      	cmp	r3, #32
 8004dc0:	d112      	bne.n	8004de8 <HAL_I2C_ER_IRQHandler+0xd6>
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10f      	bne.n	8004de8 <HAL_I2C_ER_IRQHandler+0xd6>
 8004dc8:	7cfb      	ldrb	r3, [r7, #19]
 8004dca:	2b21      	cmp	r3, #33	; 0x21
 8004dcc:	d008      	beq.n	8004de0 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004dce:	7cfb      	ldrb	r3, [r7, #19]
 8004dd0:	2b29      	cmp	r3, #41	; 0x29
 8004dd2:	d005      	beq.n	8004de0 <HAL_I2C_ER_IRQHandler+0xce>
 8004dd4:	7cfb      	ldrb	r3, [r7, #19]
 8004dd6:	2b28      	cmp	r3, #40	; 0x28
 8004dd8:	d106      	bne.n	8004de8 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2b21      	cmp	r3, #33	; 0x21
 8004dde:	d103      	bne.n	8004de8 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f001 f85f 	bl	8005ea4 <I2C_Slave_AF>
 8004de6:	e016      	b.n	8004e16 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004df0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	f043 0304 	orr.w	r3, r3, #4
 8004df8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004dfa:	7efb      	ldrb	r3, [r7, #27]
 8004dfc:	2b10      	cmp	r3, #16
 8004dfe:	d002      	beq.n	8004e06 <HAL_I2C_ER_IRQHandler+0xf4>
 8004e00:	7efb      	ldrb	r3, [r7, #27]
 8004e02:	2b40      	cmp	r3, #64	; 0x40
 8004e04:	d107      	bne.n	8004e16 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e14:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	0adb      	lsrs	r3, r3, #11
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00e      	beq.n	8004e40 <HAL_I2C_ER_IRQHandler+0x12e>
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	0a1b      	lsrs	r3, r3, #8
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d008      	beq.n	8004e40 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	f043 0308 	orr.w	r3, r3, #8
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004e3e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d008      	beq.n	8004e58 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f001 f896 	bl	8005f84 <I2C_ITError>
  }
}
 8004e58:	bf00      	nop
 8004e5a:	3728      	adds	r7, #40	; 0x28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f46:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d150      	bne.n	8004ff8 <I2C_MasterTransmit_TXE+0xc8>
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	2b21      	cmp	r3, #33	; 0x21
 8004f5a:	d14d      	bne.n	8004ff8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b08      	cmp	r3, #8
 8004f60:	d01d      	beq.n	8004f9e <I2C_MasterTransmit_TXE+0x6e>
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d01a      	beq.n	8004f9e <I2C_MasterTransmit_TXE+0x6e>
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f6e:	d016      	beq.n	8004f9e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f7e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2211      	movs	r2, #17
 8004f84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2220      	movs	r2, #32
 8004f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff ff62 	bl	8004e60 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f9c:	e060      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fac:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b40      	cmp	r3, #64	; 0x40
 8004fd6:	d107      	bne.n	8004fe8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f7ff ff7d 	bl	8004ee0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fe6:	e03b      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff ff35 	bl	8004e60 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ff6:	e033      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	2b21      	cmp	r3, #33	; 0x21
 8004ffc:	d005      	beq.n	800500a <I2C_MasterTransmit_TXE+0xda>
 8004ffe:	7bbb      	ldrb	r3, [r7, #14]
 8005000:	2b40      	cmp	r3, #64	; 0x40
 8005002:	d12d      	bne.n	8005060 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	2b22      	cmp	r3, #34	; 0x22
 8005008:	d12a      	bne.n	8005060 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800500e:	b29b      	uxth	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d108      	bne.n	8005026 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005022:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005024:	e01c      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b40      	cmp	r3, #64	; 0x40
 8005030:	d103      	bne.n	800503a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f88e 	bl	8005154 <I2C_MemoryTransmit_TXE_BTF>
}
 8005038:	e012      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	781a      	ldrb	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800505e:	e7ff      	b.n	8005060 <I2C_MasterTransmit_TXE+0x130>
 8005060:	bf00      	nop
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005074:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b21      	cmp	r3, #33	; 0x21
 8005080:	d164      	bne.n	800514c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d012      	beq.n	80050b2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005090:	781a      	ldrb	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80050b0:	e04c      	b.n	800514c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d01d      	beq.n	80050f4 <I2C_MasterTransmit_BTF+0x8c>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2b20      	cmp	r3, #32
 80050bc:	d01a      	beq.n	80050f4 <I2C_MasterTransmit_BTF+0x8c>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050c4:	d016      	beq.n	80050f4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050d4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2211      	movs	r2, #17
 80050da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff feb7 	bl	8004e60 <HAL_I2C_MasterTxCpltCallback>
}
 80050f2:	e02b      	b.n	800514c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005102:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005112:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b40      	cmp	r3, #64	; 0x40
 800512c:	d107      	bne.n	800513e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7ff fed2 	bl	8004ee0 <HAL_I2C_MemTxCpltCallback>
}
 800513c:	e006      	b.n	800514c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fe8a 	bl	8004e60 <HAL_I2C_MasterTxCpltCallback>
}
 800514c:	bf00      	nop
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005162:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005168:	2b00      	cmp	r3, #0
 800516a:	d11d      	bne.n	80051a8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005170:	2b01      	cmp	r3, #1
 8005172:	d10b      	bne.n	800518c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005178:	b2da      	uxtb	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005184:	1c9a      	adds	r2, r3, #2
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800518a:	e073      	b.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005190:	b29b      	uxth	r3, r3
 8005192:	121b      	asrs	r3, r3, #8
 8005194:	b2da      	uxtb	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a0:	1c5a      	adds	r2, r3, #1
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051a6:	e065      	b.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d10b      	bne.n	80051c8 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051c6:	e055      	b.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d151      	bne.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
 80051d2:	2b22      	cmp	r3, #34	; 0x22
 80051d4:	d10d      	bne.n	80051f2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051e4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ea:	1c5a      	adds	r2, r3, #1
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	651a      	str	r2, [r3, #80]	; 0x50
}
 80051f0:	e040      	b.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d015      	beq.n	8005228 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	2b21      	cmp	r3, #33	; 0x21
 8005200:	d112      	bne.n	8005228 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005206:	781a      	ldrb	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521c:	b29b      	uxth	r3, r3
 800521e:	3b01      	subs	r3, #1
 8005220:	b29a      	uxth	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005226:	e025      	b.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800522c:	b29b      	uxth	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d120      	bne.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005232:	7bfb      	ldrb	r3, [r7, #15]
 8005234:	2b21      	cmp	r3, #33	; 0x21
 8005236:	d11d      	bne.n	8005274 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005246:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005256:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff fe36 	bl	8004ee0 <HAL_I2C_MemTxCpltCallback>
}
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b22      	cmp	r3, #34	; 0x22
 800528e:	f040 80a2 	bne.w	80053d6 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005296:	b29b      	uxth	r3, r3
 8005298:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2b03      	cmp	r3, #3
 800529e:	d921      	bls.n	80052e4 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691a      	ldr	r2, [r3, #16]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052aa:	b2d2      	uxtb	r2, r2
 80052ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	1c5a      	adds	r2, r3, #1
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052bc:	b29b      	uxth	r3, r3
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b03      	cmp	r3, #3
 80052ce:	f040 8082 	bne.w	80053d6 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e0:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80052e2:	e078      	b.n	80053d6 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d074      	beq.n	80053d6 <I2C_MasterReceive_RXNE+0x15a>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d002      	beq.n	80052f8 <I2C_MasterReceive_RXNE+0x7c>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d16e      	bne.n	80053d6 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f001 f9f7 	bl	80066ec <I2C_WaitOnSTOPRequestThroughIT>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d142      	bne.n	800538a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005312:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005322:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005340:	b29b      	uxth	r3, r3
 8005342:	3b01      	subs	r3, #1
 8005344:	b29a      	uxth	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b40      	cmp	r3, #64	; 0x40
 800535c:	d10a      	bne.n	8005374 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff fdc1 	bl	8004ef4 <HAL_I2C_MemRxCpltCallback>
}
 8005372:	e030      	b.n	80053d6 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2212      	movs	r2, #18
 8005380:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7ff fd76 	bl	8004e74 <HAL_I2C_MasterRxCpltCallback>
}
 8005388:	e025      	b.n	80053d6 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005398:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	3b01      	subs	r3, #1
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff fd99 	bl	8004f08 <HAL_I2C_ErrorCallback>
}
 80053d6:	bf00      	nop
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ea:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d11b      	bne.n	800542e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005404:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	691a      	ldr	r2, [r3, #16]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005418:	1c5a      	adds	r2, r3, #1
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005422:	b29b      	uxth	r3, r3
 8005424:	3b01      	subs	r3, #1
 8005426:	b29a      	uxth	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800542c:	e0bd      	b.n	80055aa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005432:	b29b      	uxth	r3, r3
 8005434:	2b03      	cmp	r3, #3
 8005436:	d129      	bne.n	800548c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005446:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2b04      	cmp	r3, #4
 800544c:	d00a      	beq.n	8005464 <I2C_MasterReceive_BTF+0x86>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b02      	cmp	r3, #2
 8005452:	d007      	beq.n	8005464 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005462:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	691a      	ldr	r2, [r3, #16]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	1c5a      	adds	r2, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005480:	b29b      	uxth	r3, r3
 8005482:	3b01      	subs	r3, #1
 8005484:	b29a      	uxth	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800548a:	e08e      	b.n	80055aa <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005490:	b29b      	uxth	r3, r3
 8005492:	2b02      	cmp	r3, #2
 8005494:	d176      	bne.n	8005584 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d002      	beq.n	80054a2 <I2C_MasterReceive_BTF+0xc4>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2b10      	cmp	r3, #16
 80054a0:	d108      	bne.n	80054b4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	e019      	b.n	80054e8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d002      	beq.n	80054c0 <I2C_MasterReceive_BTF+0xe2>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d108      	bne.n	80054d2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	e00a      	b.n	80054e8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2b10      	cmp	r3, #16
 80054d6:	d007      	beq.n	80054e8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691a      	ldr	r2, [r3, #16]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005504:	b29b      	uxth	r3, r3
 8005506:	3b01      	subs	r3, #1
 8005508:	b29a      	uxth	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005520:	1c5a      	adds	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005542:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005552:	b2db      	uxtb	r3, r3
 8005554:	2b40      	cmp	r3, #64	; 0x40
 8005556:	d10a      	bne.n	800556e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f7ff fcc4 	bl	8004ef4 <HAL_I2C_MemRxCpltCallback>
}
 800556c:	e01d      	b.n	80055aa <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2212      	movs	r2, #18
 800557a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff fc79 	bl	8004e74 <HAL_I2C_MasterRxCpltCallback>
}
 8005582:	e012      	b.n	80055aa <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	691a      	ldr	r2, [r3, #16]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558e:	b2d2      	uxtb	r2, r2
 8005590:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005596:	1c5a      	adds	r2, r3, #1
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	3b01      	subs	r3, #1
 80055a4:	b29a      	uxth	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80055aa:	bf00      	nop
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	d117      	bne.n	80055f6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d109      	bne.n	80055e2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80055de:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80055e0:	e067      	b.n	80056b2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	f043 0301 	orr.w	r3, r3, #1
 80055ec:	b2da      	uxtb	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	611a      	str	r2, [r3, #16]
}
 80055f4:	e05d      	b.n	80056b2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055fe:	d133      	bne.n	8005668 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b21      	cmp	r3, #33	; 0x21
 800560a:	d109      	bne.n	8005620 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800561c:	611a      	str	r2, [r3, #16]
 800561e:	e008      	b.n	8005632 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005624:	b2db      	uxtb	r3, r3
 8005626:	f043 0301 	orr.w	r3, r3, #1
 800562a:	b2da      	uxtb	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005636:	2b00      	cmp	r3, #0
 8005638:	d004      	beq.n	8005644 <I2C_Master_SB+0x92>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800563e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005640:	2b00      	cmp	r3, #0
 8005642:	d108      	bne.n	8005656 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005648:	2b00      	cmp	r3, #0
 800564a:	d032      	beq.n	80056b2 <I2C_Master_SB+0x100>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d02d      	beq.n	80056b2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005664:	605a      	str	r2, [r3, #4]
}
 8005666:	e024      	b.n	80056b2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10e      	bne.n	800568e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005674:	b29b      	uxth	r3, r3
 8005676:	11db      	asrs	r3, r3, #7
 8005678:	b2db      	uxtb	r3, r3
 800567a:	f003 0306 	and.w	r3, r3, #6
 800567e:	b2db      	uxtb	r3, r3
 8005680:	f063 030f 	orn	r3, r3, #15
 8005684:	b2da      	uxtb	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	611a      	str	r2, [r3, #16]
}
 800568c:	e011      	b.n	80056b2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005692:	2b01      	cmp	r3, #1
 8005694:	d10d      	bne.n	80056b2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569a:	b29b      	uxth	r3, r3
 800569c:	11db      	asrs	r3, r3, #7
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	f003 0306 	and.w	r3, r3, #6
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	f063 030e 	orn	r3, r3, #14
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	611a      	str	r2, [r3, #16]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d004      	beq.n	80056e4 <I2C_Master_ADD10+0x26>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d108      	bne.n	80056f6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00c      	beq.n	8005706 <I2C_Master_ADD10+0x48>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d007      	beq.n	8005706 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005704:	605a      	str	r2, [r3, #4]
  }
}
 8005706:	bf00      	nop
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005712:	b480      	push	{r7}
 8005714:	b091      	sub	sp, #68	; 0x44
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005720:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005728:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b22      	cmp	r3, #34	; 0x22
 800573a:	f040 8169 	bne.w	8005a10 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10f      	bne.n	8005766 <I2C_Master_ADDR+0x54>
 8005746:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800574a:	2b40      	cmp	r3, #64	; 0x40
 800574c:	d10b      	bne.n	8005766 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574e:	2300      	movs	r3, #0
 8005750:	633b      	str	r3, [r7, #48]	; 0x30
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	633b      	str	r3, [r7, #48]	; 0x30
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	633b      	str	r3, [r7, #48]	; 0x30
 8005762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005764:	e160      	b.n	8005a28 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800576a:	2b00      	cmp	r3, #0
 800576c:	d11d      	bne.n	80057aa <I2C_Master_ADDR+0x98>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005776:	d118      	bne.n	80057aa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005778:	2300      	movs	r3, #0
 800577a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800578c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800579c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	651a      	str	r2, [r3, #80]	; 0x50
 80057a8:	e13e      	b.n	8005a28 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d113      	bne.n	80057dc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b4:	2300      	movs	r3, #0
 80057b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	62bb      	str	r3, [r7, #40]	; 0x28
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80057c8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d8:	601a      	str	r2, [r3, #0]
 80057da:	e115      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	f040 808a 	bne.w	80058fc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80057e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80057ee:	d137      	bne.n	8005860 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057fe:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800580a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800580e:	d113      	bne.n	8005838 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800581e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005820:	2300      	movs	r3, #0
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	627b      	str	r3, [r7, #36]	; 0x24
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	627b      	str	r3, [r7, #36]	; 0x24
 8005834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005836:	e0e7      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005838:	2300      	movs	r3, #0
 800583a:	623b      	str	r3, [r7, #32]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	623b      	str	r3, [r7, #32]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	623b      	str	r3, [r7, #32]
 800584c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	e0d3      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005862:	2b08      	cmp	r3, #8
 8005864:	d02e      	beq.n	80058c4 <I2C_Master_ADDR+0x1b2>
 8005866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005868:	2b20      	cmp	r3, #32
 800586a:	d02b      	beq.n	80058c4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800586c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800586e:	2b12      	cmp	r3, #18
 8005870:	d102      	bne.n	8005878 <I2C_Master_ADDR+0x166>
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	2b01      	cmp	r3, #1
 8005876:	d125      	bne.n	80058c4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800587a:	2b04      	cmp	r3, #4
 800587c:	d00e      	beq.n	800589c <I2C_Master_ADDR+0x18a>
 800587e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005880:	2b02      	cmp	r3, #2
 8005882:	d00b      	beq.n	800589c <I2C_Master_ADDR+0x18a>
 8005884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005886:	2b10      	cmp	r3, #16
 8005888:	d008      	beq.n	800589c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	e007      	b.n	80058ac <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058aa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ac:	2300      	movs	r3, #0
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	61fb      	str	r3, [r7, #28]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	61fb      	str	r3, [r7, #28]
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	e0a1      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	61bb      	str	r3, [r7, #24]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	61bb      	str	r3, [r7, #24]
 80058e8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	e085      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d14d      	bne.n	80059a2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005908:	2b04      	cmp	r3, #4
 800590a:	d016      	beq.n	800593a <I2C_Master_ADDR+0x228>
 800590c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590e:	2b02      	cmp	r3, #2
 8005910:	d013      	beq.n	800593a <I2C_Master_ADDR+0x228>
 8005912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005914:	2b10      	cmp	r3, #16
 8005916:	d010      	beq.n	800593a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005926:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e007      	b.n	800594a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005948:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005954:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005958:	d117      	bne.n	800598a <I2C_Master_ADDR+0x278>
 800595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005960:	d00b      	beq.n	800597a <I2C_Master_ADDR+0x268>
 8005962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005964:	2b01      	cmp	r3, #1
 8005966:	d008      	beq.n	800597a <I2C_Master_ADDR+0x268>
 8005968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800596a:	2b08      	cmp	r3, #8
 800596c:	d005      	beq.n	800597a <I2C_Master_ADDR+0x268>
 800596e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005970:	2b10      	cmp	r3, #16
 8005972:	d002      	beq.n	800597a <I2C_Master_ADDR+0x268>
 8005974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005976:	2b20      	cmp	r3, #32
 8005978:	d107      	bne.n	800598a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005988:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800598a:	2300      	movs	r3, #0
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	617b      	str	r3, [r7, #20]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	617b      	str	r3, [r7, #20]
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	e032      	b.n	8005a08 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059b0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059c0:	d117      	bne.n	80059f2 <I2C_Master_ADDR+0x2e0>
 80059c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059c8:	d00b      	beq.n	80059e2 <I2C_Master_ADDR+0x2d0>
 80059ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d008      	beq.n	80059e2 <I2C_Master_ADDR+0x2d0>
 80059d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d005      	beq.n	80059e2 <I2C_Master_ADDR+0x2d0>
 80059d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d8:	2b10      	cmp	r3, #16
 80059da:	d002      	beq.n	80059e2 <I2C_Master_ADDR+0x2d0>
 80059dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059de:	2b20      	cmp	r3, #32
 80059e0:	d107      	bne.n	80059f2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059f0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059f2:	2300      	movs	r3, #0
 80059f4:	613b      	str	r3, [r7, #16]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	613b      	str	r3, [r7, #16]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005a0e:	e00b      	b.n	8005a28 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]
}
 8005a26:	e7ff      	b.n	8005a28 <I2C_Master_ADDR+0x316>
 8005a28:	bf00      	nop
 8005a2a:	3744      	adds	r7, #68	; 0x44
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a42:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d02b      	beq.n	8005aa6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	781a      	ldrb	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d114      	bne.n	8005aa6 <I2C_SlaveTransmit_TXE+0x72>
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	2b29      	cmp	r3, #41	; 0x29
 8005a80:	d111      	bne.n	8005aa6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a90:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2221      	movs	r2, #33	; 0x21
 8005a96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2228      	movs	r2, #40	; 0x28
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7ff f9f1 	bl	8004e88 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005aa6:	bf00      	nop
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d011      	beq.n	8005ae4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	781a      	ldrb	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad0:	1c5a      	adds	r2, r3, #1
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	3b01      	subs	r3, #1
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005afe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d02c      	beq.n	8005b64 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	b2d2      	uxtb	r2, r2
 8005b16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d114      	bne.n	8005b64 <I2C_SlaveReceive_RXNE+0x74>
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b3e:	d111      	bne.n	8005b64 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685a      	ldr	r2, [r3, #4]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b4e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2222      	movs	r2, #34	; 0x22
 8005b54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2228      	movs	r2, #40	; 0x28
 8005b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7ff f99c 	bl	8004e9c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005b64:	bf00      	nop
 8005b66:	3710      	adds	r7, #16
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d012      	beq.n	8005ba4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	691a      	ldr	r2, [r3, #16]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005bca:	2b28      	cmp	r3, #40	; 0x28
 8005bcc:	d127      	bne.n	8005c1e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685a      	ldr	r2, [r3, #4]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bdc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	089b      	lsrs	r3, r3, #2
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005bea:	2301      	movs	r3, #1
 8005bec:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	09db      	lsrs	r3, r3, #7
 8005bf2:	f003 0301 	and.w	r3, r3, #1
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d103      	bne.n	8005c02 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	81bb      	strh	r3, [r7, #12]
 8005c00:	e002      	b.n	8005c08 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005c10:	89ba      	ldrh	r2, [r7, #12]
 8005c12:	7bfb      	ldrb	r3, [r7, #15]
 8005c14:	4619      	mov	r1, r3
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7ff f94a 	bl	8004eb0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005c1c:	e00e      	b.n	8005c3c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60bb      	str	r3, [r7, #8]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005c3c:	bf00      	nop
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c52:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c62:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005c64:	2300      	movs	r3, #0
 8005c66:	60bb      	str	r3, [r7, #8]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0201 	orr.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c90:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ca0:	d172      	bne.n	8005d88 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	2b22      	cmp	r3, #34	; 0x22
 8005ca6:	d002      	beq.n	8005cae <I2C_Slave_STOPF+0x6a>
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	2b2a      	cmp	r3, #42	; 0x2a
 8005cac:	d135      	bne.n	8005d1a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d005      	beq.n	8005cd2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cca:	f043 0204 	orr.w	r2, r3, #4
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ce0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fd f834 	bl	8002d54 <HAL_DMA_GetState>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d049      	beq.n	8005d86 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf6:	4a69      	ldr	r2, [pc, #420]	; (8005e9c <I2C_Slave_STOPF+0x258>)
 8005cf8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fc fe7c 	bl	80029fc <HAL_DMA_Abort_IT>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d03d      	beq.n	8005d86 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d14:	4610      	mov	r0, r2
 8005d16:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d18:	e035      	b.n	8005d86 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d005      	beq.n	8005d3e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d36:	f043 0204 	orr.w	r2, r3, #4
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	685a      	ldr	r2, [r3, #4]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d4c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fc fffe 	bl	8002d54 <HAL_DMA_GetState>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d014      	beq.n	8005d88 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d62:	4a4e      	ldr	r2, [pc, #312]	; (8005e9c <I2C_Slave_STOPF+0x258>)
 8005d64:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fc fe46 	bl	80029fc <HAL_DMA_Abort_IT>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d008      	beq.n	8005d88 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d80:	4610      	mov	r0, r2
 8005d82:	4798      	blx	r3
 8005d84:	e000      	b.n	8005d88 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d86:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d03e      	beq.n	8005e10 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	695b      	ldr	r3, [r3, #20]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b04      	cmp	r3, #4
 8005d9e:	d112      	bne.n	8005dc6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	695b      	ldr	r3, [r3, #20]
 8005dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd0:	2b40      	cmp	r3, #64	; 0x40
 8005dd2:	d112      	bne.n	8005dfa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	691a      	ldr	r2, [r3, #16]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dde:	b2d2      	uxtb	r2, r2
 8005de0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	1c5a      	adds	r2, r3, #1
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	3b01      	subs	r3, #1
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e08:	f043 0204 	orr.w	r2, r3, #4
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f8b3 	bl	8005f84 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005e1e:	e039      	b.n	8005e94 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
 8005e22:	2b2a      	cmp	r3, #42	; 0x2a
 8005e24:	d109      	bne.n	8005e3a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2228      	movs	r2, #40	; 0x28
 8005e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7ff f831 	bl	8004e9c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b28      	cmp	r3, #40	; 0x28
 8005e44:	d111      	bne.n	8005e6a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a15      	ldr	r2, [pc, #84]	; (8005ea0 <I2C_Slave_STOPF+0x25c>)
 8005e4a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7ff f832 	bl	8004ecc <HAL_I2C_ListenCpltCallback>
}
 8005e68:	e014      	b.n	8005e94 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e6e:	2b22      	cmp	r3, #34	; 0x22
 8005e70:	d002      	beq.n	8005e78 <I2C_Slave_STOPF+0x234>
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	2b22      	cmp	r3, #34	; 0x22
 8005e76:	d10d      	bne.n	8005e94 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7ff f804 	bl	8004e9c <HAL_I2C_SlaveRxCpltCallback>
}
 8005e94:	bf00      	nop
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	080062ed 	.word	0x080062ed
 8005ea0:	ffff0000 	.word	0xffff0000

08005ea4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	d002      	beq.n	8005ec6 <I2C_Slave_AF+0x22>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2b20      	cmp	r3, #32
 8005ec4:	d129      	bne.n	8005f1a <I2C_Slave_AF+0x76>
 8005ec6:	7bfb      	ldrb	r3, [r7, #15]
 8005ec8:	2b28      	cmp	r3, #40	; 0x28
 8005eca:	d126      	bne.n	8005f1a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a2c      	ldr	r2, [pc, #176]	; (8005f80 <I2C_Slave_AF+0xdc>)
 8005ed0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ee0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eea:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005efa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7fe ffda 	bl	8004ecc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005f18:	e02e      	b.n	8005f78 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005f1a:	7bfb      	ldrb	r3, [r7, #15]
 8005f1c:	2b21      	cmp	r3, #33	; 0x21
 8005f1e:	d126      	bne.n	8005f6e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a17      	ldr	r2, [pc, #92]	; (8005f80 <I2C_Slave_AF+0xdc>)
 8005f24:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2221      	movs	r2, #33	; 0x21
 8005f2a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f4a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f54:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f64:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f7fe ff8e 	bl	8004e88 <HAL_I2C_SlaveTxCpltCallback>
}
 8005f6c:	e004      	b.n	8005f78 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f76:	615a      	str	r2, [r3, #20]
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	ffff0000 	.word	0xffff0000

08005f84 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f92:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f9a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f9c:	7bbb      	ldrb	r3, [r7, #14]
 8005f9e:	2b10      	cmp	r3, #16
 8005fa0:	d002      	beq.n	8005fa8 <I2C_ITError+0x24>
 8005fa2:	7bbb      	ldrb	r3, [r7, #14]
 8005fa4:	2b40      	cmp	r3, #64	; 0x40
 8005fa6:	d10a      	bne.n	8005fbe <I2C_ITError+0x3a>
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	2b22      	cmp	r3, #34	; 0x22
 8005fac:	d107      	bne.n	8005fbe <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fbc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fc4:	2b28      	cmp	r3, #40	; 0x28
 8005fc6:	d107      	bne.n	8005fd8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2228      	movs	r2, #40	; 0x28
 8005fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005fd6:	e015      	b.n	8006004 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fe2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fe6:	d00a      	beq.n	8005ffe <I2C_ITError+0x7a>
 8005fe8:	7bfb      	ldrb	r3, [r7, #15]
 8005fea:	2b60      	cmp	r3, #96	; 0x60
 8005fec:	d007      	beq.n	8005ffe <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800600e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006012:	d162      	bne.n	80060da <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006022:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006028:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b01      	cmp	r3, #1
 8006030:	d020      	beq.n	8006074 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006036:	4a6a      	ldr	r2, [pc, #424]	; (80061e0 <I2C_ITError+0x25c>)
 8006038:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800603e:	4618      	mov	r0, r3
 8006040:	f7fc fcdc 	bl	80029fc <HAL_DMA_Abort_IT>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 8089 	beq.w	800615e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0201 	bic.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2220      	movs	r2, #32
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006068:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800606e:	4610      	mov	r0, r2
 8006070:	4798      	blx	r3
 8006072:	e074      	b.n	800615e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006078:	4a59      	ldr	r2, [pc, #356]	; (80061e0 <I2C_ITError+0x25c>)
 800607a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	4618      	mov	r0, r3
 8006082:	f7fc fcbb 	bl	80029fc <HAL_DMA_Abort_IT>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d068      	beq.n	800615e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006096:	2b40      	cmp	r3, #64	; 0x40
 8006098:	d10b      	bne.n	80060b2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	691a      	ldr	r2, [r3, #16]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a4:	b2d2      	uxtb	r2, r2
 80060a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	1c5a      	adds	r2, r3, #1
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0201 	bic.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060d4:	4610      	mov	r0, r2
 80060d6:	4798      	blx	r3
 80060d8:	e041      	b.n	800615e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b60      	cmp	r3, #96	; 0x60
 80060e4:	d125      	bne.n	8006132 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2220      	movs	r2, #32
 80060ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	695b      	ldr	r3, [r3, #20]
 80060fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fe:	2b40      	cmp	r3, #64	; 0x40
 8006100:	d10b      	bne.n	800611a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	691a      	ldr	r2, [r3, #16]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	1c5a      	adds	r2, r3, #1
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0201 	bic.w	r2, r2, #1
 8006128:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f7fe fef6 	bl	8004f1c <HAL_I2C_AbortCpltCallback>
 8006130:	e015      	b.n	800615e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	695b      	ldr	r3, [r3, #20]
 8006138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800613c:	2b40      	cmp	r3, #64	; 0x40
 800613e:	d10b      	bne.n	8006158 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7fe fed5 	bl	8004f08 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006162:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10e      	bne.n	800618c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006174:	2b00      	cmp	r3, #0
 8006176:	d109      	bne.n	800618c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800617e:	2b00      	cmp	r3, #0
 8006180:	d104      	bne.n	800618c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006188:	2b00      	cmp	r3, #0
 800618a:	d007      	beq.n	800619c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800619a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061a2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b04      	cmp	r3, #4
 80061ae:	d113      	bne.n	80061d8 <I2C_ITError+0x254>
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
 80061b2:	2b28      	cmp	r3, #40	; 0x28
 80061b4:	d110      	bne.n	80061d8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a0a      	ldr	r2, [pc, #40]	; (80061e4 <I2C_ITError+0x260>)
 80061ba:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2220      	movs	r2, #32
 80061c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fe fe7a 	bl	8004ecc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80061d8:	bf00      	nop
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	080062ed 	.word	0x080062ed
 80061e4:	ffff0000 	.word	0xffff0000

080061e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b088      	sub	sp, #32
 80061ec:	af02      	add	r7, sp, #8
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	603b      	str	r3, [r7, #0]
 80061f4:	460b      	mov	r3, r1
 80061f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2b08      	cmp	r3, #8
 8006202:	d006      	beq.n	8006212 <I2C_MasterRequestWrite+0x2a>
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	2b01      	cmp	r3, #1
 8006208:	d003      	beq.n	8006212 <I2C_MasterRequestWrite+0x2a>
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006210:	d108      	bne.n	8006224 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	e00b      	b.n	800623c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006228:	2b12      	cmp	r3, #18
 800622a:	d107      	bne.n	800623c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800623a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 f8f7 	bl	800643c <I2C_WaitOnFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00d      	beq.n	8006270 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800625e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006262:	d103      	bne.n	800626c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f44f 7200 	mov.w	r2, #512	; 0x200
 800626a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e035      	b.n	80062dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006278:	d108      	bne.n	800628c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800627a:	897b      	ldrh	r3, [r7, #10]
 800627c:	b2db      	uxtb	r3, r3
 800627e:	461a      	mov	r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006288:	611a      	str	r2, [r3, #16]
 800628a:	e01b      	b.n	80062c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800628c:	897b      	ldrh	r3, [r7, #10]
 800628e:	11db      	asrs	r3, r3, #7
 8006290:	b2db      	uxtb	r3, r3
 8006292:	f003 0306 	and.w	r3, r3, #6
 8006296:	b2db      	uxtb	r3, r3
 8006298:	f063 030f 	orn	r3, r3, #15
 800629c:	b2da      	uxtb	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	490e      	ldr	r1, [pc, #56]	; (80062e4 <I2C_MasterRequestWrite+0xfc>)
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f91d 	bl	80064ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e010      	b.n	80062dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80062ba:	897b      	ldrh	r3, [r7, #10]
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	4907      	ldr	r1, [pc, #28]	; (80062e8 <I2C_MasterRequestWrite+0x100>)
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 f90d 	bl	80064ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e000      	b.n	80062dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3718      	adds	r7, #24
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	00010008 	.word	0x00010008
 80062e8:	00010002 	.word	0x00010002

080062ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006304:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006306:	4b4b      	ldr	r3, [pc, #300]	; (8006434 <I2C_DMAAbort+0x148>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	08db      	lsrs	r3, r3, #3
 800630c:	4a4a      	ldr	r2, [pc, #296]	; (8006438 <I2C_DMAAbort+0x14c>)
 800630e:	fba2 2303 	umull	r2, r3, r2, r3
 8006312:	0a1a      	lsrs	r2, r3, #8
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	00da      	lsls	r2, r3, #3
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d106      	bne.n	8006334 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632a:	f043 0220 	orr.w	r2, r3, #32
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006332:	e00a      	b.n	800634a <I2C_DMAAbort+0x5e>
    }
    count--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	3b01      	subs	r3, #1
 8006338:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006348:	d0ea      	beq.n	8006320 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006356:	2200      	movs	r2, #0
 8006358:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635e:	2b00      	cmp	r3, #0
 8006360:	d003      	beq.n	800636a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006366:	2200      	movs	r2, #0
 8006368:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006378:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	2200      	movs	r2, #0
 800637e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006384:	2b00      	cmp	r3, #0
 8006386:	d003      	beq.n	8006390 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800638c:	2200      	movs	r2, #0
 800638e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006394:	2b00      	cmp	r3, #0
 8006396:	d003      	beq.n	80063a0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	2200      	movs	r2, #0
 800639e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f022 0201 	bic.w	r2, r2, #1
 80063ae:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	2b60      	cmp	r3, #96	; 0x60
 80063ba:	d10e      	bne.n	80063da <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	2220      	movs	r2, #32
 80063c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	2200      	movs	r2, #0
 80063d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80063d2:	6978      	ldr	r0, [r7, #20]
 80063d4:	f7fe fda2 	bl	8004f1c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063d8:	e027      	b.n	800642a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80063da:	7cfb      	ldrb	r3, [r7, #19]
 80063dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80063e0:	2b28      	cmp	r3, #40	; 0x28
 80063e2:	d117      	bne.n	8006414 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0201 	orr.w	r2, r2, #1
 80063f2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006402:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2200      	movs	r2, #0
 8006408:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	2228      	movs	r2, #40	; 0x28
 800640e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006412:	e007      	b.n	8006424 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	2220      	movs	r2, #32
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006424:	6978      	ldr	r0, [r7, #20]
 8006426:	f7fe fd6f 	bl	8004f08 <HAL_I2C_ErrorCallback>
}
 800642a:	bf00      	nop
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000024 	.word	0x20000024
 8006438:	14f8b589 	.word	0x14f8b589

0800643c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	603b      	str	r3, [r7, #0]
 8006448:	4613      	mov	r3, r2
 800644a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800644c:	e025      	b.n	800649a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d021      	beq.n	800649a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006456:	f7fb fd67 	bl	8001f28 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	683a      	ldr	r2, [r7, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d302      	bcc.n	800646c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d116      	bne.n	800649a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2220      	movs	r2, #32
 8006476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006486:	f043 0220 	orr.w	r2, r3, #32
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e023      	b.n	80064e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	0c1b      	lsrs	r3, r3, #16
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d10d      	bne.n	80064c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	43da      	mvns	r2, r3
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4013      	ands	r3, r2
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	bf0c      	ite	eq
 80064b6:	2301      	moveq	r3, #1
 80064b8:	2300      	movne	r3, #0
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	461a      	mov	r2, r3
 80064be:	e00c      	b.n	80064da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	43da      	mvns	r2, r3
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	4013      	ands	r3, r2
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	bf0c      	ite	eq
 80064d2:	2301      	moveq	r3, #1
 80064d4:	2300      	movne	r3, #0
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	461a      	mov	r2, r3
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d0b6      	beq.n	800644e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b084      	sub	sp, #16
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	60f8      	str	r0, [r7, #12]
 80064f2:	60b9      	str	r1, [r7, #8]
 80064f4:	607a      	str	r2, [r7, #4]
 80064f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064f8:	e051      	b.n	800659e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	695b      	ldr	r3, [r3, #20]
 8006500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006508:	d123      	bne.n	8006552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006518:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006522:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2220      	movs	r2, #32
 800652e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653e:	f043 0204 	orr.w	r2, r3, #4
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e046      	b.n	80065e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006558:	d021      	beq.n	800659e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800655a:	f7fb fce5 	bl	8001f28 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	429a      	cmp	r2, r3
 8006568:	d302      	bcc.n	8006570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d116      	bne.n	800659e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2220      	movs	r2, #32
 800657a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658a:	f043 0220 	orr.w	r2, r3, #32
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e020      	b.n	80065e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	0c1b      	lsrs	r3, r3, #16
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d10c      	bne.n	80065c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	43da      	mvns	r2, r3
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	4013      	ands	r3, r2
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	bf14      	ite	ne
 80065ba:	2301      	movne	r3, #1
 80065bc:	2300      	moveq	r3, #0
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	e00b      	b.n	80065da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	43da      	mvns	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	4013      	ands	r3, r2
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bf14      	ite	ne
 80065d4:	2301      	movne	r3, #1
 80065d6:	2300      	moveq	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d18d      	bne.n	80064fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065f4:	e02d      	b.n	8006652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 f8aa 	bl	8006750 <I2C_IsAcknowledgeFailed>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e02d      	b.n	8006662 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d021      	beq.n	8006652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800660e:	f7fb fc8b 	bl	8001f28 <HAL_GetTick>
 8006612:	4602      	mov	r2, r0
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	1ad3      	subs	r3, r2, r3
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	429a      	cmp	r2, r3
 800661c:	d302      	bcc.n	8006624 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d116      	bne.n	8006652 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2220      	movs	r2, #32
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663e:	f043 0220 	orr.w	r2, r3, #32
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	e007      	b.n	8006662 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800665c:	2b80      	cmp	r3, #128	; 0x80
 800665e:	d1ca      	bne.n	80065f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800666a:	b580      	push	{r7, lr}
 800666c:	b084      	sub	sp, #16
 800666e:	af00      	add	r7, sp, #0
 8006670:	60f8      	str	r0, [r7, #12]
 8006672:	60b9      	str	r1, [r7, #8]
 8006674:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006676:	e02d      	b.n	80066d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f000 f869 	bl	8006750 <I2C_IsAcknowledgeFailed>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d001      	beq.n	8006688 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e02d      	b.n	80066e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668e:	d021      	beq.n	80066d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006690:	f7fb fc4a 	bl	8001f28 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	429a      	cmp	r2, r3
 800669e:	d302      	bcc.n	80066a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d116      	bne.n	80066d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c0:	f043 0220 	orr.w	r2, r3, #32
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e007      	b.n	80066e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	f003 0304 	and.w	r3, r3, #4
 80066de:	2b04      	cmp	r3, #4
 80066e0:	d1ca      	bne.n	8006678 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80066f8:	4b13      	ldr	r3, [pc, #76]	; (8006748 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	08db      	lsrs	r3, r3, #3
 80066fe:	4a13      	ldr	r2, [pc, #76]	; (800674c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006700:	fba2 2303 	umull	r2, r3, r2, r3
 8006704:	0a1a      	lsrs	r2, r3, #8
 8006706:	4613      	mov	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	3b01      	subs	r3, #1
 8006712:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d107      	bne.n	800672a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671e:	f043 0220 	orr.w	r2, r3, #32
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e008      	b.n	800673c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006734:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006738:	d0e9      	beq.n	800670e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800673a:	2300      	movs	r3, #0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr
 8006748:	20000024 	.word	0x20000024
 800674c:	14f8b589 	.word	0x14f8b589

08006750 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006762:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006766:	d11b      	bne.n	80067a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006770:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2220      	movs	r2, #32
 800677c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678c:	f043 0204 	orr.w	r2, r3, #4
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e000      	b.n	80067a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067a0:	2300      	movs	r3, #0
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b083      	sub	sp, #12
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ba:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80067be:	d103      	bne.n	80067c8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80067c6:	e007      	b.n	80067d8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067cc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80067d0:	d102      	bne.n	80067d8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2208      	movs	r2, #8
 80067d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e264      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0301 	and.w	r3, r3, #1
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d075      	beq.n	80068ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006802:	4ba3      	ldr	r3, [pc, #652]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 030c 	and.w	r3, r3, #12
 800680a:	2b04      	cmp	r3, #4
 800680c:	d00c      	beq.n	8006828 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800680e:	4ba0      	ldr	r3, [pc, #640]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006816:	2b08      	cmp	r3, #8
 8006818:	d112      	bne.n	8006840 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800681a:	4b9d      	ldr	r3, [pc, #628]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006822:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006826:	d10b      	bne.n	8006840 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006828:	4b99      	ldr	r3, [pc, #612]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d05b      	beq.n	80068ec <HAL_RCC_OscConfig+0x108>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d157      	bne.n	80068ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e23f      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006848:	d106      	bne.n	8006858 <HAL_RCC_OscConfig+0x74>
 800684a:	4b91      	ldr	r3, [pc, #580]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a90      	ldr	r2, [pc, #576]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006854:	6013      	str	r3, [r2, #0]
 8006856:	e01d      	b.n	8006894 <HAL_RCC_OscConfig+0xb0>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006860:	d10c      	bne.n	800687c <HAL_RCC_OscConfig+0x98>
 8006862:	4b8b      	ldr	r3, [pc, #556]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a8a      	ldr	r2, [pc, #552]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800686c:	6013      	str	r3, [r2, #0]
 800686e:	4b88      	ldr	r3, [pc, #544]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a87      	ldr	r2, [pc, #540]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006878:	6013      	str	r3, [r2, #0]
 800687a:	e00b      	b.n	8006894 <HAL_RCC_OscConfig+0xb0>
 800687c:	4b84      	ldr	r3, [pc, #528]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a83      	ldr	r2, [pc, #524]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006882:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	4b81      	ldr	r3, [pc, #516]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a80      	ldr	r2, [pc, #512]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 800688e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006892:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d013      	beq.n	80068c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800689c:	f7fb fb44 	bl	8001f28 <HAL_GetTick>
 80068a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068a2:	e008      	b.n	80068b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068a4:	f7fb fb40 	bl	8001f28 <HAL_GetTick>
 80068a8:	4602      	mov	r2, r0
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	2b64      	cmp	r3, #100	; 0x64
 80068b0:	d901      	bls.n	80068b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e204      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068b6:	4b76      	ldr	r3, [pc, #472]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d0f0      	beq.n	80068a4 <HAL_RCC_OscConfig+0xc0>
 80068c2:	e014      	b.n	80068ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068c4:	f7fb fb30 	bl	8001f28 <HAL_GetTick>
 80068c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ca:	e008      	b.n	80068de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068cc:	f7fb fb2c 	bl	8001f28 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b64      	cmp	r3, #100	; 0x64
 80068d8:	d901      	bls.n	80068de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e1f0      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068de:	4b6c      	ldr	r3, [pc, #432]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1f0      	bne.n	80068cc <HAL_RCC_OscConfig+0xe8>
 80068ea:	e000      	b.n	80068ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d063      	beq.n	80069c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068fa:	4b65      	ldr	r3, [pc, #404]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 030c 	and.w	r3, r3, #12
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00b      	beq.n	800691e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006906:	4b62      	ldr	r3, [pc, #392]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800690e:	2b08      	cmp	r3, #8
 8006910:	d11c      	bne.n	800694c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006912:	4b5f      	ldr	r3, [pc, #380]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d116      	bne.n	800694c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800691e:	4b5c      	ldr	r3, [pc, #368]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0302 	and.w	r3, r3, #2
 8006926:	2b00      	cmp	r3, #0
 8006928:	d005      	beq.n	8006936 <HAL_RCC_OscConfig+0x152>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d001      	beq.n	8006936 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e1c4      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006936:	4b56      	ldr	r3, [pc, #344]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	00db      	lsls	r3, r3, #3
 8006944:	4952      	ldr	r1, [pc, #328]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006946:	4313      	orrs	r3, r2
 8006948:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800694a:	e03a      	b.n	80069c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d020      	beq.n	8006996 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006954:	4b4f      	ldr	r3, [pc, #316]	; (8006a94 <HAL_RCC_OscConfig+0x2b0>)
 8006956:	2201      	movs	r2, #1
 8006958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800695a:	f7fb fae5 	bl	8001f28 <HAL_GetTick>
 800695e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006960:	e008      	b.n	8006974 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006962:	f7fb fae1 	bl	8001f28 <HAL_GetTick>
 8006966:	4602      	mov	r2, r0
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	2b02      	cmp	r3, #2
 800696e:	d901      	bls.n	8006974 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e1a5      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006974:	4b46      	ldr	r3, [pc, #280]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0302 	and.w	r3, r3, #2
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0f0      	beq.n	8006962 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006980:	4b43      	ldr	r3, [pc, #268]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	4940      	ldr	r1, [pc, #256]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006990:	4313      	orrs	r3, r2
 8006992:	600b      	str	r3, [r1, #0]
 8006994:	e015      	b.n	80069c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006996:	4b3f      	ldr	r3, [pc, #252]	; (8006a94 <HAL_RCC_OscConfig+0x2b0>)
 8006998:	2200      	movs	r2, #0
 800699a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800699c:	f7fb fac4 	bl	8001f28 <HAL_GetTick>
 80069a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069a2:	e008      	b.n	80069b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069a4:	f7fb fac0 	bl	8001f28 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d901      	bls.n	80069b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e184      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069b6:	4b36      	ldr	r3, [pc, #216]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1f0      	bne.n	80069a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0308 	and.w	r3, r3, #8
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d030      	beq.n	8006a30 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d016      	beq.n	8006a04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069d6:	4b30      	ldr	r3, [pc, #192]	; (8006a98 <HAL_RCC_OscConfig+0x2b4>)
 80069d8:	2201      	movs	r2, #1
 80069da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069dc:	f7fb faa4 	bl	8001f28 <HAL_GetTick>
 80069e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069e2:	e008      	b.n	80069f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069e4:	f7fb faa0 	bl	8001f28 <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d901      	bls.n	80069f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e164      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069f6:	4b26      	ldr	r3, [pc, #152]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 80069f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069fa:	f003 0302 	and.w	r3, r3, #2
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0f0      	beq.n	80069e4 <HAL_RCC_OscConfig+0x200>
 8006a02:	e015      	b.n	8006a30 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a04:	4b24      	ldr	r3, [pc, #144]	; (8006a98 <HAL_RCC_OscConfig+0x2b4>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a0a:	f7fb fa8d 	bl	8001f28 <HAL_GetTick>
 8006a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a10:	e008      	b.n	8006a24 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a12:	f7fb fa89 	bl	8001f28 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e14d      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a24:	4b1a      	ldr	r3, [pc, #104]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006a26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a28:	f003 0302 	and.w	r3, r3, #2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1f0      	bne.n	8006a12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 80a0 	beq.w	8006b7e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a42:	4b13      	ldr	r3, [pc, #76]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10f      	bne.n	8006a6e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	4b0f      	ldr	r3, [pc, #60]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	4a0e      	ldr	r2, [pc, #56]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8006a5e:	4b0c      	ldr	r3, [pc, #48]	; (8006a90 <HAL_RCC_OscConfig+0x2ac>)
 8006a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a66:	60bb      	str	r3, [r7, #8]
 8006a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a6e:	4b0b      	ldr	r3, [pc, #44]	; (8006a9c <HAL_RCC_OscConfig+0x2b8>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d121      	bne.n	8006abe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a7a:	4b08      	ldr	r3, [pc, #32]	; (8006a9c <HAL_RCC_OscConfig+0x2b8>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a07      	ldr	r2, [pc, #28]	; (8006a9c <HAL_RCC_OscConfig+0x2b8>)
 8006a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a86:	f7fb fa4f 	bl	8001f28 <HAL_GetTick>
 8006a8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a8c:	e011      	b.n	8006ab2 <HAL_RCC_OscConfig+0x2ce>
 8006a8e:	bf00      	nop
 8006a90:	40023800 	.word	0x40023800
 8006a94:	42470000 	.word	0x42470000
 8006a98:	42470e80 	.word	0x42470e80
 8006a9c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aa0:	f7fb fa42 	bl	8001f28 <HAL_GetTick>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d901      	bls.n	8006ab2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	e106      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ab2:	4b85      	ldr	r3, [pc, #532]	; (8006cc8 <HAL_RCC_OscConfig+0x4e4>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d0f0      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d106      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x2f0>
 8006ac6:	4b81      	ldr	r3, [pc, #516]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aca:	4a80      	ldr	r2, [pc, #512]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8006ad2:	e01c      	b.n	8006b0e <HAL_RCC_OscConfig+0x32a>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	2b05      	cmp	r3, #5
 8006ada:	d10c      	bne.n	8006af6 <HAL_RCC_OscConfig+0x312>
 8006adc:	4b7b      	ldr	r3, [pc, #492]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae0:	4a7a      	ldr	r2, [pc, #488]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006ae2:	f043 0304 	orr.w	r3, r3, #4
 8006ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ae8:	4b78      	ldr	r3, [pc, #480]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aec:	4a77      	ldr	r2, [pc, #476]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006aee:	f043 0301 	orr.w	r3, r3, #1
 8006af2:	6713      	str	r3, [r2, #112]	; 0x70
 8006af4:	e00b      	b.n	8006b0e <HAL_RCC_OscConfig+0x32a>
 8006af6:	4b75      	ldr	r3, [pc, #468]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006afa:	4a74      	ldr	r2, [pc, #464]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006afc:	f023 0301 	bic.w	r3, r3, #1
 8006b00:	6713      	str	r3, [r2, #112]	; 0x70
 8006b02:	4b72      	ldr	r3, [pc, #456]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b06:	4a71      	ldr	r2, [pc, #452]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b08:	f023 0304 	bic.w	r3, r3, #4
 8006b0c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d015      	beq.n	8006b42 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b16:	f7fb fa07 	bl	8001f28 <HAL_GetTick>
 8006b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b1c:	e00a      	b.n	8006b34 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b1e:	f7fb fa03 	bl	8001f28 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d901      	bls.n	8006b34 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006b30:	2303      	movs	r3, #3
 8006b32:	e0c5      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b34:	4b65      	ldr	r3, [pc, #404]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d0ee      	beq.n	8006b1e <HAL_RCC_OscConfig+0x33a>
 8006b40:	e014      	b.n	8006b6c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b42:	f7fb f9f1 	bl	8001f28 <HAL_GetTick>
 8006b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b48:	e00a      	b.n	8006b60 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b4a:	f7fb f9ed 	bl	8001f28 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d901      	bls.n	8006b60 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e0af      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b60:	4b5a      	ldr	r3, [pc, #360]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b64:	f003 0302 	and.w	r3, r3, #2
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1ee      	bne.n	8006b4a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b6c:	7dfb      	ldrb	r3, [r7, #23]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d105      	bne.n	8006b7e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b72:	4b56      	ldr	r3, [pc, #344]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	4a55      	ldr	r2, [pc, #340]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b7c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 809b 	beq.w	8006cbe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b88:	4b50      	ldr	r3, [pc, #320]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f003 030c 	and.w	r3, r3, #12
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	d05c      	beq.n	8006c4e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d141      	bne.n	8006c20 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b9c:	4b4c      	ldr	r3, [pc, #304]	; (8006cd0 <HAL_RCC_OscConfig+0x4ec>)
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba2:	f7fb f9c1 	bl	8001f28 <HAL_GetTick>
 8006ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba8:	e008      	b.n	8006bbc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006baa:	f7fb f9bd 	bl	8001f28 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e081      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bbc:	4b43      	ldr	r3, [pc, #268]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1f0      	bne.n	8006baa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	69da      	ldr	r2, [r3, #28]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd6:	019b      	lsls	r3, r3, #6
 8006bd8:	431a      	orrs	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bde:	085b      	lsrs	r3, r3, #1
 8006be0:	3b01      	subs	r3, #1
 8006be2:	041b      	lsls	r3, r3, #16
 8006be4:	431a      	orrs	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bea:	061b      	lsls	r3, r3, #24
 8006bec:	4937      	ldr	r1, [pc, #220]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bf2:	4b37      	ldr	r3, [pc, #220]	; (8006cd0 <HAL_RCC_OscConfig+0x4ec>)
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf8:	f7fb f996 	bl	8001f28 <HAL_GetTick>
 8006bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bfe:	e008      	b.n	8006c12 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c00:	f7fb f992 	bl	8001f28 <HAL_GetTick>
 8006c04:	4602      	mov	r2, r0
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d901      	bls.n	8006c12 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006c0e:	2303      	movs	r3, #3
 8006c10:	e056      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c12:	4b2e      	ldr	r3, [pc, #184]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d0f0      	beq.n	8006c00 <HAL_RCC_OscConfig+0x41c>
 8006c1e:	e04e      	b.n	8006cbe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c20:	4b2b      	ldr	r3, [pc, #172]	; (8006cd0 <HAL_RCC_OscConfig+0x4ec>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c26:	f7fb f97f 	bl	8001f28 <HAL_GetTick>
 8006c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2c:	e008      	b.n	8006c40 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c2e:	f7fb f97b 	bl	8001f28 <HAL_GetTick>
 8006c32:	4602      	mov	r2, r0
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e03f      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c40:	4b22      	ldr	r3, [pc, #136]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1f0      	bne.n	8006c2e <HAL_RCC_OscConfig+0x44a>
 8006c4c:	e037      	b.n	8006cbe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d101      	bne.n	8006c5a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e032      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c5a:	4b1c      	ldr	r3, [pc, #112]	; (8006ccc <HAL_RCC_OscConfig+0x4e8>)
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d028      	beq.n	8006cba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d121      	bne.n	8006cba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d11a      	bne.n	8006cba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c90:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d111      	bne.n	8006cba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca0:	085b      	lsrs	r3, r3, #1
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d107      	bne.n	8006cba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d001      	beq.n	8006cbe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3718      	adds	r7, #24
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	40007000 	.word	0x40007000
 8006ccc:	40023800 	.word	0x40023800
 8006cd0:	42470060 	.word	0x42470060

08006cd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d101      	bne.n	8006ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e0cc      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ce8:	4b68      	ldr	r3, [pc, #416]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	683a      	ldr	r2, [r7, #0]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d90c      	bls.n	8006d10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cf6:	4b65      	ldr	r3, [pc, #404]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	b2d2      	uxtb	r2, r2
 8006cfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cfe:	4b63      	ldr	r3, [pc, #396]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	683a      	ldr	r2, [r7, #0]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d001      	beq.n	8006d10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e0b8      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 0302 	and.w	r3, r3, #2
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d020      	beq.n	8006d5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d28:	4b59      	ldr	r3, [pc, #356]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	4a58      	ldr	r2, [pc, #352]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006d32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0308 	and.w	r3, r3, #8
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d40:	4b53      	ldr	r3, [pc, #332]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	4a52      	ldr	r2, [pc, #328]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d4c:	4b50      	ldr	r3, [pc, #320]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	494d      	ldr	r1, [pc, #308]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d044      	beq.n	8006df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d107      	bne.n	8006d82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d72:	4b47      	ldr	r3, [pc, #284]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d119      	bne.n	8006db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e07f      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d003      	beq.n	8006d92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d8e:	2b03      	cmp	r3, #3
 8006d90:	d107      	bne.n	8006da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d92:	4b3f      	ldr	r3, [pc, #252]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d109      	bne.n	8006db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e06f      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006da2:	4b3b      	ldr	r3, [pc, #236]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e067      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006db2:	4b37      	ldr	r3, [pc, #220]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f023 0203 	bic.w	r2, r3, #3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	4934      	ldr	r1, [pc, #208]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006dc4:	f7fb f8b0 	bl	8001f28 <HAL_GetTick>
 8006dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dca:	e00a      	b.n	8006de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dcc:	f7fb f8ac 	bl	8001f28 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e04f      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006de2:	4b2b      	ldr	r3, [pc, #172]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 020c 	and.w	r2, r3, #12
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d1eb      	bne.n	8006dcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006df4:	4b25      	ldr	r3, [pc, #148]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d20c      	bcs.n	8006e1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e02:	4b22      	ldr	r3, [pc, #136]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	b2d2      	uxtb	r2, r2
 8006e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e0a:	4b20      	ldr	r3, [pc, #128]	; (8006e8c <HAL_RCC_ClockConfig+0x1b8>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0307 	and.w	r3, r3, #7
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d001      	beq.n	8006e1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e032      	b.n	8006e82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0304 	and.w	r3, r3, #4
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d008      	beq.n	8006e3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e28:	4b19      	ldr	r3, [pc, #100]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	4916      	ldr	r1, [pc, #88]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0308 	and.w	r3, r3, #8
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d009      	beq.n	8006e5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e46:	4b12      	ldr	r3, [pc, #72]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	00db      	lsls	r3, r3, #3
 8006e54:	490e      	ldr	r1, [pc, #56]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006e56:	4313      	orrs	r3, r2
 8006e58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e5a:	f000 f889 	bl	8006f70 <HAL_RCC_GetSysClockFreq>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	4b0b      	ldr	r3, [pc, #44]	; (8006e90 <HAL_RCC_ClockConfig+0x1bc>)
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	091b      	lsrs	r3, r3, #4
 8006e66:	f003 030f 	and.w	r3, r3, #15
 8006e6a:	490a      	ldr	r1, [pc, #40]	; (8006e94 <HAL_RCC_ClockConfig+0x1c0>)
 8006e6c:	5ccb      	ldrb	r3, [r1, r3]
 8006e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e72:	4a09      	ldr	r2, [pc, #36]	; (8006e98 <HAL_RCC_ClockConfig+0x1c4>)
 8006e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e76:	4b09      	ldr	r3, [pc, #36]	; (8006e9c <HAL_RCC_ClockConfig+0x1c8>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fb f810 	bl	8001ea0 <HAL_InitTick>

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	40023c00 	.word	0x40023c00
 8006e90:	40023800 	.word	0x40023800
 8006e94:	080084a8 	.word	0x080084a8
 8006e98:	20000024 	.word	0x20000024
 8006e9c:	20000028 	.word	0x20000028

08006ea0 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b08c      	sub	sp, #48	; 0x30
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d129      	bne.n	8006f06 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	4b2b      	ldr	r3, [pc, #172]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eba:	4a2a      	ldr	r2, [pc, #168]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006ebc:	f043 0301 	orr.w	r3, r3, #1
 8006ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ec2:	4b28      	ldr	r3, [pc, #160]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	61bb      	str	r3, [r7, #24]
 8006ecc:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006ece:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ed4:	2302      	movs	r3, #2
 8006ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006edc:	2300      	movs	r3, #0
 8006ede:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006ee4:	f107 031c 	add.w	r3, r7, #28
 8006ee8:	4619      	mov	r1, r3
 8006eea:	481f      	ldr	r0, [pc, #124]	; (8006f68 <HAL_RCC_MCOConfig+0xc8>)
 8006eec:	f7fd f9a8 	bl	8004240 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006ef0:	4b1c      	ldr	r3, [pc, #112]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006ef8:	68b9      	ldr	r1, [r7, #8]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	430b      	orrs	r3, r1
 8006efe:	4919      	ldr	r1, [pc, #100]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f00:	4313      	orrs	r3, r2
 8006f02:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006f04:	e029      	b.n	8006f5a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006f06:	2300      	movs	r3, #0
 8006f08:	617b      	str	r3, [r7, #20]
 8006f0a:	4b16      	ldr	r3, [pc, #88]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0e:	4a15      	ldr	r2, [pc, #84]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f10:	f043 0304 	orr.w	r3, r3, #4
 8006f14:	6313      	str	r3, [r2, #48]	; 0x30
 8006f16:	4b13      	ldr	r3, [pc, #76]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f1a:	f003 0304 	and.w	r3, r3, #4
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006f22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f28:	2302      	movs	r3, #2
 8006f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f30:	2300      	movs	r3, #0
 8006f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006f34:	2300      	movs	r3, #0
 8006f36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8006f38:	f107 031c 	add.w	r3, r7, #28
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	480b      	ldr	r0, [pc, #44]	; (8006f6c <HAL_RCC_MCOConfig+0xcc>)
 8006f40:	f7fd f97e 	bl	8004240 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8006f44:	4b07      	ldr	r3, [pc, #28]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	00d9      	lsls	r1, r3, #3
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	430b      	orrs	r3, r1
 8006f54:	4903      	ldr	r1, [pc, #12]	; (8006f64 <HAL_RCC_MCOConfig+0xc4>)
 8006f56:	4313      	orrs	r3, r2
 8006f58:	608b      	str	r3, [r1, #8]
}
 8006f5a:	bf00      	nop
 8006f5c:	3730      	adds	r7, #48	; 0x30
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	40023800 	.word	0x40023800
 8006f68:	40020000 	.word	0x40020000
 8006f6c:	40020800 	.word	0x40020800

08006f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006f74:	b084      	sub	sp, #16
 8006f76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	607b      	str	r3, [r7, #4]
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	2300      	movs	r3, #0
 8006f82:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f88:	4b67      	ldr	r3, [pc, #412]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f003 030c 	and.w	r3, r3, #12
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d00d      	beq.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x40>
 8006f94:	2b08      	cmp	r3, #8
 8006f96:	f200 80bd 	bhi.w	8007114 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d002      	beq.n	8006fa4 <HAL_RCC_GetSysClockFreq+0x34>
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	d003      	beq.n	8006faa <HAL_RCC_GetSysClockFreq+0x3a>
 8006fa2:	e0b7      	b.n	8007114 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006fa4:	4b61      	ldr	r3, [pc, #388]	; (800712c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006fa6:	60bb      	str	r3, [r7, #8]
       break;
 8006fa8:	e0b7      	b.n	800711a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006faa:	4b61      	ldr	r3, [pc, #388]	; (8007130 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006fac:	60bb      	str	r3, [r7, #8]
      break;
 8006fae:	e0b4      	b.n	800711a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006fb0:	4b5d      	ldr	r3, [pc, #372]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006fba:	4b5b      	ldr	r3, [pc, #364]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d04d      	beq.n	8007062 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fc6:	4b58      	ldr	r3, [pc, #352]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	099b      	lsrs	r3, r3, #6
 8006fcc:	461a      	mov	r2, r3
 8006fce:	f04f 0300 	mov.w	r3, #0
 8006fd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006fd6:	f04f 0100 	mov.w	r1, #0
 8006fda:	ea02 0800 	and.w	r8, r2, r0
 8006fde:	ea03 0901 	and.w	r9, r3, r1
 8006fe2:	4640      	mov	r0, r8
 8006fe4:	4649      	mov	r1, r9
 8006fe6:	f04f 0200 	mov.w	r2, #0
 8006fea:	f04f 0300 	mov.w	r3, #0
 8006fee:	014b      	lsls	r3, r1, #5
 8006ff0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ff4:	0142      	lsls	r2, r0, #5
 8006ff6:	4610      	mov	r0, r2
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	ebb0 0008 	subs.w	r0, r0, r8
 8006ffe:	eb61 0109 	sbc.w	r1, r1, r9
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	f04f 0300 	mov.w	r3, #0
 800700a:	018b      	lsls	r3, r1, #6
 800700c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007010:	0182      	lsls	r2, r0, #6
 8007012:	1a12      	subs	r2, r2, r0
 8007014:	eb63 0301 	sbc.w	r3, r3, r1
 8007018:	f04f 0000 	mov.w	r0, #0
 800701c:	f04f 0100 	mov.w	r1, #0
 8007020:	00d9      	lsls	r1, r3, #3
 8007022:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007026:	00d0      	lsls	r0, r2, #3
 8007028:	4602      	mov	r2, r0
 800702a:	460b      	mov	r3, r1
 800702c:	eb12 0208 	adds.w	r2, r2, r8
 8007030:	eb43 0309 	adc.w	r3, r3, r9
 8007034:	f04f 0000 	mov.w	r0, #0
 8007038:	f04f 0100 	mov.w	r1, #0
 800703c:	0259      	lsls	r1, r3, #9
 800703e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007042:	0250      	lsls	r0, r2, #9
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	4610      	mov	r0, r2
 800704a:	4619      	mov	r1, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	461a      	mov	r2, r3
 8007050:	f04f 0300 	mov.w	r3, #0
 8007054:	f7f9 f8b8 	bl	80001c8 <__aeabi_uldivmod>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	4613      	mov	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	e04a      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007062:	4b31      	ldr	r3, [pc, #196]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	099b      	lsrs	r3, r3, #6
 8007068:	461a      	mov	r2, r3
 800706a:	f04f 0300 	mov.w	r3, #0
 800706e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007072:	f04f 0100 	mov.w	r1, #0
 8007076:	ea02 0400 	and.w	r4, r2, r0
 800707a:	ea03 0501 	and.w	r5, r3, r1
 800707e:	4620      	mov	r0, r4
 8007080:	4629      	mov	r1, r5
 8007082:	f04f 0200 	mov.w	r2, #0
 8007086:	f04f 0300 	mov.w	r3, #0
 800708a:	014b      	lsls	r3, r1, #5
 800708c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007090:	0142      	lsls	r2, r0, #5
 8007092:	4610      	mov	r0, r2
 8007094:	4619      	mov	r1, r3
 8007096:	1b00      	subs	r0, r0, r4
 8007098:	eb61 0105 	sbc.w	r1, r1, r5
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	018b      	lsls	r3, r1, #6
 80070a6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80070aa:	0182      	lsls	r2, r0, #6
 80070ac:	1a12      	subs	r2, r2, r0
 80070ae:	eb63 0301 	sbc.w	r3, r3, r1
 80070b2:	f04f 0000 	mov.w	r0, #0
 80070b6:	f04f 0100 	mov.w	r1, #0
 80070ba:	00d9      	lsls	r1, r3, #3
 80070bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80070c0:	00d0      	lsls	r0, r2, #3
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	1912      	adds	r2, r2, r4
 80070c8:	eb45 0303 	adc.w	r3, r5, r3
 80070cc:	f04f 0000 	mov.w	r0, #0
 80070d0:	f04f 0100 	mov.w	r1, #0
 80070d4:	0299      	lsls	r1, r3, #10
 80070d6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80070da:	0290      	lsls	r0, r2, #10
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	4610      	mov	r0, r2
 80070e2:	4619      	mov	r1, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	461a      	mov	r2, r3
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	f7f9 f86c 	bl	80001c8 <__aeabi_uldivmod>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4613      	mov	r3, r2
 80070f6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80070f8:	4b0b      	ldr	r3, [pc, #44]	; (8007128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	0c1b      	lsrs	r3, r3, #16
 80070fe:	f003 0303 	and.w	r3, r3, #3
 8007102:	3301      	adds	r3, #1
 8007104:	005b      	lsls	r3, r3, #1
 8007106:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007108:	68fa      	ldr	r2, [r7, #12]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	60bb      	str	r3, [r7, #8]
      break;
 8007112:	e002      	b.n	800711a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007114:	4b05      	ldr	r3, [pc, #20]	; (800712c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007116:	60bb      	str	r3, [r7, #8]
      break;
 8007118:	bf00      	nop
    }
  }
  return sysclockfreq;
 800711a:	68bb      	ldr	r3, [r7, #8]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007126:	bf00      	nop
 8007128:	40023800 	.word	0x40023800
 800712c:	00f42400 	.word	0x00f42400
 8007130:	007a1200 	.word	0x007a1200

08007134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007134:	b480      	push	{r7}
 8007136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007138:	4b03      	ldr	r3, [pc, #12]	; (8007148 <HAL_RCC_GetHCLKFreq+0x14>)
 800713a:	681b      	ldr	r3, [r3, #0]
}
 800713c:	4618      	mov	r0, r3
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20000024 	.word	0x20000024

0800714c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007150:	f7ff fff0 	bl	8007134 <HAL_RCC_GetHCLKFreq>
 8007154:	4602      	mov	r2, r0
 8007156:	4b05      	ldr	r3, [pc, #20]	; (800716c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	0a9b      	lsrs	r3, r3, #10
 800715c:	f003 0307 	and.w	r3, r3, #7
 8007160:	4903      	ldr	r1, [pc, #12]	; (8007170 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007162:	5ccb      	ldrb	r3, [r1, r3]
 8007164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007168:	4618      	mov	r0, r3
 800716a:	bd80      	pop	{r7, pc}
 800716c:	40023800 	.word	0x40023800
 8007170:	080084b8 	.word	0x080084b8

08007174 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e034      	b.n	80071f4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d106      	bne.n	80071a4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f7fa fda6 	bl	8001cf0 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	3308      	adds	r3, #8
 80071ac:	4619      	mov	r1, r3
 80071ae:	4610      	mov	r0, r2
 80071b0:	f001 f844 	bl	800823c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6818      	ldr	r0, [r3, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	461a      	mov	r2, r3
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	f001 f88e 	bl	80082e0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6858      	ldr	r0, [r3, #4]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d0:	6879      	ldr	r1, [r7, #4]
 80071d2:	f001 f8c3 	bl	800835c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	6892      	ldr	r2, [r2, #8]
 80071de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	6892      	ldr	r2, [r2, #8]
 80071ea:	f041 0101 	orr.w	r1, r1, #1
 80071ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3710      	adds	r7, #16
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d101      	bne.n	800720e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e041      	b.n	8007292 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d106      	bne.n	8007228 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7fa fc84 	bl	8001b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	3304      	adds	r3, #4
 8007238:	4619      	mov	r1, r3
 800723a:	4610      	mov	r0, r2
 800723c:	f000 fce4 	bl	8007c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
	...

0800729c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d001      	beq.n	80072b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e04e      	b.n	8007352 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2202      	movs	r2, #2
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68da      	ldr	r2, [r3, #12]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f042 0201 	orr.w	r2, r2, #1
 80072ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a23      	ldr	r2, [pc, #140]	; (8007360 <HAL_TIM_Base_Start_IT+0xc4>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d022      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072de:	d01d      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a1f      	ldr	r2, [pc, #124]	; (8007364 <HAL_TIM_Base_Start_IT+0xc8>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d018      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a1e      	ldr	r2, [pc, #120]	; (8007368 <HAL_TIM_Base_Start_IT+0xcc>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d013      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a1c      	ldr	r2, [pc, #112]	; (800736c <HAL_TIM_Base_Start_IT+0xd0>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d00e      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a1b      	ldr	r2, [pc, #108]	; (8007370 <HAL_TIM_Base_Start_IT+0xd4>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d009      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a19      	ldr	r2, [pc, #100]	; (8007374 <HAL_TIM_Base_Start_IT+0xd8>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d004      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x80>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a18      	ldr	r2, [pc, #96]	; (8007378 <HAL_TIM_Base_Start_IT+0xdc>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d111      	bne.n	8007340 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f003 0307 	and.w	r3, r3, #7
 8007326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b06      	cmp	r3, #6
 800732c:	d010      	beq.n	8007350 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f042 0201 	orr.w	r2, r2, #1
 800733c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800733e:	e007      	b.n	8007350 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0201 	orr.w	r2, r2, #1
 800734e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40010000 	.word	0x40010000
 8007364:	40000400 	.word	0x40000400
 8007368:	40000800 	.word	0x40000800
 800736c:	40000c00 	.word	0x40000c00
 8007370:	40010400 	.word	0x40010400
 8007374:	40014000 	.word	0x40014000
 8007378:	40001800 	.word	0x40001800

0800737c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b082      	sub	sp, #8
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d101      	bne.n	800738e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e041      	b.n	8007412 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d106      	bne.n	80073a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7fa fc08 	bl	8001bb8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	3304      	adds	r3, #4
 80073b8:	4619      	mov	r1, r3
 80073ba:	4610      	mov	r0, r2
 80073bc:	f000 fc24 	bl	8007c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
	...

0800741c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007426:	2300      	movs	r3, #0
 8007428:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d104      	bne.n	800743a <HAL_TIM_IC_Start_IT+0x1e>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007436:	b2db      	uxtb	r3, r3
 8007438:	e013      	b.n	8007462 <HAL_TIM_IC_Start_IT+0x46>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b04      	cmp	r3, #4
 800743e:	d104      	bne.n	800744a <HAL_TIM_IC_Start_IT+0x2e>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007446:	b2db      	uxtb	r3, r3
 8007448:	e00b      	b.n	8007462 <HAL_TIM_IC_Start_IT+0x46>
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2b08      	cmp	r3, #8
 800744e:	d104      	bne.n	800745a <HAL_TIM_IC_Start_IT+0x3e>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007456:	b2db      	uxtb	r3, r3
 8007458:	e003      	b.n	8007462 <HAL_TIM_IC_Start_IT+0x46>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007460:	b2db      	uxtb	r3, r3
 8007462:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d104      	bne.n	8007474 <HAL_TIM_IC_Start_IT+0x58>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007470:	b2db      	uxtb	r3, r3
 8007472:	e013      	b.n	800749c <HAL_TIM_IC_Start_IT+0x80>
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	2b04      	cmp	r3, #4
 8007478:	d104      	bne.n	8007484 <HAL_TIM_IC_Start_IT+0x68>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007480:	b2db      	uxtb	r3, r3
 8007482:	e00b      	b.n	800749c <HAL_TIM_IC_Start_IT+0x80>
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	2b08      	cmp	r3, #8
 8007488:	d104      	bne.n	8007494 <HAL_TIM_IC_Start_IT+0x78>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007490:	b2db      	uxtb	r3, r3
 8007492:	e003      	b.n	800749c <HAL_TIM_IC_Start_IT+0x80>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800749a:	b2db      	uxtb	r3, r3
 800749c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800749e:	7bbb      	ldrb	r3, [r7, #14]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d102      	bne.n	80074aa <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80074a4:	7b7b      	ldrb	r3, [r7, #13]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d001      	beq.n	80074ae <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e0cc      	b.n	8007648 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d104      	bne.n	80074be <HAL_TIM_IC_Start_IT+0xa2>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074bc:	e013      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0xca>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b04      	cmp	r3, #4
 80074c2:	d104      	bne.n	80074ce <HAL_TIM_IC_Start_IT+0xb2>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074cc:	e00b      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0xca>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d104      	bne.n	80074de <HAL_TIM_IC_Start_IT+0xc2>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074dc:	e003      	b.n	80074e6 <HAL_TIM_IC_Start_IT+0xca>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d104      	bne.n	80074f6 <HAL_TIM_IC_Start_IT+0xda>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074f4:	e013      	b.n	800751e <HAL_TIM_IC_Start_IT+0x102>
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b04      	cmp	r3, #4
 80074fa:	d104      	bne.n	8007506 <HAL_TIM_IC_Start_IT+0xea>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007504:	e00b      	b.n	800751e <HAL_TIM_IC_Start_IT+0x102>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	2b08      	cmp	r3, #8
 800750a:	d104      	bne.n	8007516 <HAL_TIM_IC_Start_IT+0xfa>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2202      	movs	r2, #2
 8007510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007514:	e003      	b.n	800751e <HAL_TIM_IC_Start_IT+0x102>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2202      	movs	r2, #2
 800751a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	2b0c      	cmp	r3, #12
 8007522:	d841      	bhi.n	80075a8 <HAL_TIM_IC_Start_IT+0x18c>
 8007524:	a201      	add	r2, pc, #4	; (adr r2, 800752c <HAL_TIM_IC_Start_IT+0x110>)
 8007526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800752a:	bf00      	nop
 800752c:	08007561 	.word	0x08007561
 8007530:	080075a9 	.word	0x080075a9
 8007534:	080075a9 	.word	0x080075a9
 8007538:	080075a9 	.word	0x080075a9
 800753c:	08007573 	.word	0x08007573
 8007540:	080075a9 	.word	0x080075a9
 8007544:	080075a9 	.word	0x080075a9
 8007548:	080075a9 	.word	0x080075a9
 800754c:	08007585 	.word	0x08007585
 8007550:	080075a9 	.word	0x080075a9
 8007554:	080075a9 	.word	0x080075a9
 8007558:	080075a9 	.word	0x080075a9
 800755c:	08007597 	.word	0x08007597
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	68da      	ldr	r2, [r3, #12]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0202 	orr.w	r2, r2, #2
 800756e:	60da      	str	r2, [r3, #12]
      break;
 8007570:	e01d      	b.n	80075ae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0204 	orr.w	r2, r2, #4
 8007580:	60da      	str	r2, [r3, #12]
      break;
 8007582:	e014      	b.n	80075ae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0208 	orr.w	r2, r2, #8
 8007592:	60da      	str	r2, [r3, #12]
      break;
 8007594:	e00b      	b.n	80075ae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f042 0210 	orr.w	r2, r2, #16
 80075a4:	60da      	str	r2, [r3, #12]
      break;
 80075a6:	e002      	b.n	80075ae <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	73fb      	strb	r3, [r7, #15]
      break;
 80075ac:	bf00      	nop
  }

  if (status == HAL_OK)
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d148      	bne.n	8007646 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2201      	movs	r2, #1
 80075ba:	6839      	ldr	r1, [r7, #0]
 80075bc:	4618      	mov	r0, r3
 80075be:	f000 fd87 	bl	80080d0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a22      	ldr	r2, [pc, #136]	; (8007650 <HAL_TIM_IC_Start_IT+0x234>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d022      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d4:	d01d      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a1e      	ldr	r2, [pc, #120]	; (8007654 <HAL_TIM_IC_Start_IT+0x238>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d018      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a1c      	ldr	r2, [pc, #112]	; (8007658 <HAL_TIM_IC_Start_IT+0x23c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d013      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a1b      	ldr	r2, [pc, #108]	; (800765c <HAL_TIM_IC_Start_IT+0x240>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d00e      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a19      	ldr	r2, [pc, #100]	; (8007660 <HAL_TIM_IC_Start_IT+0x244>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d009      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a18      	ldr	r2, [pc, #96]	; (8007664 <HAL_TIM_IC_Start_IT+0x248>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d004      	beq.n	8007612 <HAL_TIM_IC_Start_IT+0x1f6>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a16      	ldr	r2, [pc, #88]	; (8007668 <HAL_TIM_IC_Start_IT+0x24c>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d111      	bne.n	8007636 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b06      	cmp	r3, #6
 8007622:	d010      	beq.n	8007646 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f042 0201 	orr.w	r2, r2, #1
 8007632:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007634:	e007      	b.n	8007646 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f042 0201 	orr.w	r2, r2, #1
 8007644:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007646:	7bfb      	ldrb	r3, [r7, #15]
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40010000 	.word	0x40010000
 8007654:	40000400 	.word	0x40000400
 8007658:	40000800 	.word	0x40000800
 800765c:	40000c00 	.word	0x40000c00
 8007660:	40010400 	.word	0x40010400
 8007664:	40014000 	.word	0x40014000
 8007668:	40001800 	.word	0x40001800

0800766c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	f003 0302 	and.w	r3, r3, #2
 800767e:	2b02      	cmp	r3, #2
 8007680:	d122      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	f003 0302 	and.w	r3, r3, #2
 800768c:	2b02      	cmp	r3, #2
 800768e:	d11b      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f06f 0202 	mvn.w	r2, #2
 8007698:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	f003 0303 	and.w	r3, r3, #3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d003      	beq.n	80076b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7f9 fad0 	bl	8000c54 <HAL_TIM_IC_CaptureCallback>
 80076b4:	e005      	b.n	80076c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fa88 	bl	8007bcc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fa8f 	bl	8007be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	f003 0304 	and.w	r3, r3, #4
 80076d2:	2b04      	cmp	r3, #4
 80076d4:	d122      	bne.n	800771c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b04      	cmp	r3, #4
 80076e2:	d11b      	bne.n	800771c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f06f 0204 	mvn.w	r2, #4
 80076ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2202      	movs	r2, #2
 80076f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	699b      	ldr	r3, [r3, #24]
 80076fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d003      	beq.n	800770a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f7f9 faa6 	bl	8000c54 <HAL_TIM_IC_CaptureCallback>
 8007708:	e005      	b.n	8007716 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fa5e 	bl	8007bcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fa65 	bl	8007be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	f003 0308 	and.w	r3, r3, #8
 8007726:	2b08      	cmp	r3, #8
 8007728:	d122      	bne.n	8007770 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	f003 0308 	and.w	r3, r3, #8
 8007734:	2b08      	cmp	r3, #8
 8007736:	d11b      	bne.n	8007770 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f06f 0208 	mvn.w	r2, #8
 8007740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2204      	movs	r2, #4
 8007746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	69db      	ldr	r3, [r3, #28]
 800774e:	f003 0303 	and.w	r3, r3, #3
 8007752:	2b00      	cmp	r3, #0
 8007754:	d003      	beq.n	800775e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f7f9 fa7c 	bl	8000c54 <HAL_TIM_IC_CaptureCallback>
 800775c:	e005      	b.n	800776a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 fa34 	bl	8007bcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fa3b 	bl	8007be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f003 0310 	and.w	r3, r3, #16
 800777a:	2b10      	cmp	r3, #16
 800777c:	d122      	bne.n	80077c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f003 0310 	and.w	r3, r3, #16
 8007788:	2b10      	cmp	r3, #16
 800778a:	d11b      	bne.n	80077c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f06f 0210 	mvn.w	r2, #16
 8007794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2208      	movs	r2, #8
 800779a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d003      	beq.n	80077b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7f9 fa52 	bl	8000c54 <HAL_TIM_IC_CaptureCallback>
 80077b0:	e005      	b.n	80077be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fa0a 	bl	8007bcc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fa11 	bl	8007be0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	691b      	ldr	r3, [r3, #16]
 80077ca:	f003 0301 	and.w	r3, r3, #1
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d10e      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d107      	bne.n	80077f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f06f 0201 	mvn.w	r2, #1
 80077e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7fa f82a 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077fa:	2b80      	cmp	r3, #128	; 0x80
 80077fc:	d10e      	bne.n	800781c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007808:	2b80      	cmp	r3, #128	; 0x80
 800780a:	d107      	bne.n	800781c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 fd06 	bl	8008228 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007826:	2b40      	cmp	r3, #64	; 0x40
 8007828:	d10e      	bne.n	8007848 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007834:	2b40      	cmp	r3, #64	; 0x40
 8007836:	d107      	bne.n	8007848 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f9d6 	bl	8007bf4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	f003 0320 	and.w	r3, r3, #32
 8007852:	2b20      	cmp	r3, #32
 8007854:	d10e      	bne.n	8007874 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b20      	cmp	r3, #32
 8007862:	d107      	bne.n	8007874 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0220 	mvn.w	r2, #32
 800786c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 fcd0 	bl	8008214 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007874:	bf00      	nop
 8007876:	3708      	adds	r7, #8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007896:	2302      	movs	r3, #2
 8007898:	e088      	b.n	80079ac <HAL_TIM_IC_ConfigChannel+0x130>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d11b      	bne.n	80078e0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6818      	ldr	r0, [r3, #0]
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	6819      	ldr	r1, [r3, #0]
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f000 fa46 	bl	8007d48 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	699a      	ldr	r2, [r3, #24]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f022 020c 	bic.w	r2, r2, #12
 80078ca:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6999      	ldr	r1, [r3, #24]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	689a      	ldr	r2, [r3, #8]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	430a      	orrs	r2, r1
 80078dc:	619a      	str	r2, [r3, #24]
 80078de:	e060      	b.n	80079a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b04      	cmp	r3, #4
 80078e4:	d11c      	bne.n	8007920 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	6819      	ldr	r1, [r3, #0]
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f000 faca 	bl	8007e8e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	699a      	ldr	r2, [r3, #24]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007908:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6999      	ldr	r1, [r3, #24]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	021a      	lsls	r2, r3, #8
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	430a      	orrs	r2, r1
 800791c:	619a      	str	r2, [r3, #24]
 800791e:	e040      	b.n	80079a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2b08      	cmp	r3, #8
 8007924:	d11b      	bne.n	800795e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	6819      	ldr	r1, [r3, #0]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	685a      	ldr	r2, [r3, #4]
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	f000 fb17 	bl	8007f68 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	69da      	ldr	r2, [r3, #28]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f022 020c 	bic.w	r2, r2, #12
 8007948:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	69d9      	ldr	r1, [r3, #28]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	689a      	ldr	r2, [r3, #8]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	61da      	str	r2, [r3, #28]
 800795c:	e021      	b.n	80079a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2b0c      	cmp	r3, #12
 8007962:	d11c      	bne.n	800799e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	6819      	ldr	r1, [r3, #0]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	685a      	ldr	r2, [r3, #4]
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f000 fb34 	bl	8007fe0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	69da      	ldr	r2, [r3, #28]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007986:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	69d9      	ldr	r1, [r3, #28]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	021a      	lsls	r2, r3, #8
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	430a      	orrs	r2, r1
 800799a:	61da      	str	r2, [r3, #28]
 800799c:	e001      	b.n	80079a2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3718      	adds	r7, #24
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d101      	bne.n	80079d0 <HAL_TIM_ConfigClockSource+0x1c>
 80079cc:	2302      	movs	r3, #2
 80079ce:	e0b4      	b.n	8007b3a <HAL_TIM_ConfigClockSource+0x186>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2202      	movs	r2, #2
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80079ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a08:	d03e      	beq.n	8007a88 <HAL_TIM_ConfigClockSource+0xd4>
 8007a0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a0e:	f200 8087 	bhi.w	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a16:	f000 8086 	beq.w	8007b26 <HAL_TIM_ConfigClockSource+0x172>
 8007a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a1e:	d87f      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a20:	2b70      	cmp	r3, #112	; 0x70
 8007a22:	d01a      	beq.n	8007a5a <HAL_TIM_ConfigClockSource+0xa6>
 8007a24:	2b70      	cmp	r3, #112	; 0x70
 8007a26:	d87b      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a28:	2b60      	cmp	r3, #96	; 0x60
 8007a2a:	d050      	beq.n	8007ace <HAL_TIM_ConfigClockSource+0x11a>
 8007a2c:	2b60      	cmp	r3, #96	; 0x60
 8007a2e:	d877      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a30:	2b50      	cmp	r3, #80	; 0x50
 8007a32:	d03c      	beq.n	8007aae <HAL_TIM_ConfigClockSource+0xfa>
 8007a34:	2b50      	cmp	r3, #80	; 0x50
 8007a36:	d873      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a38:	2b40      	cmp	r3, #64	; 0x40
 8007a3a:	d058      	beq.n	8007aee <HAL_TIM_ConfigClockSource+0x13a>
 8007a3c:	2b40      	cmp	r3, #64	; 0x40
 8007a3e:	d86f      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a40:	2b30      	cmp	r3, #48	; 0x30
 8007a42:	d064      	beq.n	8007b0e <HAL_TIM_ConfigClockSource+0x15a>
 8007a44:	2b30      	cmp	r3, #48	; 0x30
 8007a46:	d86b      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a48:	2b20      	cmp	r3, #32
 8007a4a:	d060      	beq.n	8007b0e <HAL_TIM_ConfigClockSource+0x15a>
 8007a4c:	2b20      	cmp	r3, #32
 8007a4e:	d867      	bhi.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d05c      	beq.n	8007b0e <HAL_TIM_ConfigClockSource+0x15a>
 8007a54:	2b10      	cmp	r3, #16
 8007a56:	d05a      	beq.n	8007b0e <HAL_TIM_ConfigClockSource+0x15a>
 8007a58:	e062      	b.n	8007b20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6818      	ldr	r0, [r3, #0]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	6899      	ldr	r1, [r3, #8]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	685a      	ldr	r2, [r3, #4]
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	68db      	ldr	r3, [r3, #12]
 8007a6a:	f000 fb11 	bl	8008090 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	609a      	str	r2, [r3, #8]
      break;
 8007a86:	e04f      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6818      	ldr	r0, [r3, #0]
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	6899      	ldr	r1, [r3, #8]
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	f000 fafa 	bl	8008090 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	689a      	ldr	r2, [r3, #8]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007aaa:	609a      	str	r2, [r3, #8]
      break;
 8007aac:	e03c      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	6859      	ldr	r1, [r3, #4]
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	461a      	mov	r2, r3
 8007abc:	f000 f9b8 	bl	8007e30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2150      	movs	r1, #80	; 0x50
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fac7 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 8007acc:	e02c      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6818      	ldr	r0, [r3, #0]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	6859      	ldr	r1, [r3, #4]
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f000 fa14 	bl	8007f08 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2160      	movs	r1, #96	; 0x60
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 fab7 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 8007aec:	e01c      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6818      	ldr	r0, [r3, #0]
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	6859      	ldr	r1, [r3, #4]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	461a      	mov	r2, r3
 8007afc:	f000 f998 	bl	8007e30 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2140      	movs	r1, #64	; 0x40
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 faa7 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 8007b0c:	e00c      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4619      	mov	r1, r3
 8007b18:	4610      	mov	r0, r2
 8007b1a:	f000 fa9e 	bl	800805a <TIM_ITRx_SetConfig>
      break;
 8007b1e:	e003      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	73fb      	strb	r3, [r7, #15]
      break;
 8007b24:	e000      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007b26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
	...

08007b44 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	60fb      	str	r3, [r7, #12]
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	2b0c      	cmp	r3, #12
 8007b56:	d831      	bhi.n	8007bbc <HAL_TIM_ReadCapturedValue+0x78>
 8007b58:	a201      	add	r2, pc, #4	; (adr r2, 8007b60 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5e:	bf00      	nop
 8007b60:	08007b95 	.word	0x08007b95
 8007b64:	08007bbd 	.word	0x08007bbd
 8007b68:	08007bbd 	.word	0x08007bbd
 8007b6c:	08007bbd 	.word	0x08007bbd
 8007b70:	08007b9f 	.word	0x08007b9f
 8007b74:	08007bbd 	.word	0x08007bbd
 8007b78:	08007bbd 	.word	0x08007bbd
 8007b7c:	08007bbd 	.word	0x08007bbd
 8007b80:	08007ba9 	.word	0x08007ba9
 8007b84:	08007bbd 	.word	0x08007bbd
 8007b88:	08007bbd 	.word	0x08007bbd
 8007b8c:	08007bbd 	.word	0x08007bbd
 8007b90:	08007bb3 	.word	0x08007bb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b9a:	60fb      	str	r3, [r7, #12]

      break;
 8007b9c:	e00f      	b.n	8007bbe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba4:	60fb      	str	r3, [r7, #12]

      break;
 8007ba6:	e00a      	b.n	8007bbe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bae:	60fb      	str	r3, [r7, #12]

      break;
 8007bb0:	e005      	b.n	8007bbe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb8:	60fb      	str	r3, [r7, #12]

      break;
 8007bba:	e000      	b.n	8007bbe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007bbc:	bf00      	nop
  }

  return tmpreg;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3714      	adds	r7, #20
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b085      	sub	sp, #20
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a40      	ldr	r2, [pc, #256]	; (8007d1c <TIM_Base_SetConfig+0x114>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d013      	beq.n	8007c48 <TIM_Base_SetConfig+0x40>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c26:	d00f      	beq.n	8007c48 <TIM_Base_SetConfig+0x40>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a3d      	ldr	r2, [pc, #244]	; (8007d20 <TIM_Base_SetConfig+0x118>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d00b      	beq.n	8007c48 <TIM_Base_SetConfig+0x40>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a3c      	ldr	r2, [pc, #240]	; (8007d24 <TIM_Base_SetConfig+0x11c>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d007      	beq.n	8007c48 <TIM_Base_SetConfig+0x40>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a3b      	ldr	r2, [pc, #236]	; (8007d28 <TIM_Base_SetConfig+0x120>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d003      	beq.n	8007c48 <TIM_Base_SetConfig+0x40>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a3a      	ldr	r2, [pc, #232]	; (8007d2c <TIM_Base_SetConfig+0x124>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d108      	bne.n	8007c5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a2f      	ldr	r2, [pc, #188]	; (8007d1c <TIM_Base_SetConfig+0x114>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d02b      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c68:	d027      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a2c      	ldr	r2, [pc, #176]	; (8007d20 <TIM_Base_SetConfig+0x118>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d023      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a2b      	ldr	r2, [pc, #172]	; (8007d24 <TIM_Base_SetConfig+0x11c>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d01f      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a2a      	ldr	r2, [pc, #168]	; (8007d28 <TIM_Base_SetConfig+0x120>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d01b      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a29      	ldr	r2, [pc, #164]	; (8007d2c <TIM_Base_SetConfig+0x124>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d017      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a28      	ldr	r2, [pc, #160]	; (8007d30 <TIM_Base_SetConfig+0x128>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d013      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a27      	ldr	r2, [pc, #156]	; (8007d34 <TIM_Base_SetConfig+0x12c>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d00f      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a26      	ldr	r2, [pc, #152]	; (8007d38 <TIM_Base_SetConfig+0x130>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d00b      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4a25      	ldr	r2, [pc, #148]	; (8007d3c <TIM_Base_SetConfig+0x134>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d007      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a24      	ldr	r2, [pc, #144]	; (8007d40 <TIM_Base_SetConfig+0x138>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d003      	beq.n	8007cba <TIM_Base_SetConfig+0xb2>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	4a23      	ldr	r2, [pc, #140]	; (8007d44 <TIM_Base_SetConfig+0x13c>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d108      	bne.n	8007ccc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	689a      	ldr	r2, [r3, #8]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a0a      	ldr	r2, [pc, #40]	; (8007d1c <TIM_Base_SetConfig+0x114>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d003      	beq.n	8007d00 <TIM_Base_SetConfig+0xf8>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a0c      	ldr	r2, [pc, #48]	; (8007d2c <TIM_Base_SetConfig+0x124>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d103      	bne.n	8007d08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	691a      	ldr	r2, [r3, #16]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	615a      	str	r2, [r3, #20]
}
 8007d0e:	bf00      	nop
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	40010000 	.word	0x40010000
 8007d20:	40000400 	.word	0x40000400
 8007d24:	40000800 	.word	0x40000800
 8007d28:	40000c00 	.word	0x40000c00
 8007d2c:	40010400 	.word	0x40010400
 8007d30:	40014000 	.word	0x40014000
 8007d34:	40014400 	.word	0x40014400
 8007d38:	40014800 	.word	0x40014800
 8007d3c:	40001800 	.word	0x40001800
 8007d40:	40001c00 	.word	0x40001c00
 8007d44:	40002000 	.word	0x40002000

08007d48 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	f023 0201 	bic.w	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	4a28      	ldr	r2, [pc, #160]	; (8007e14 <TIM_TI1_SetConfig+0xcc>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d01b      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d7c:	d017      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4a25      	ldr	r2, [pc, #148]	; (8007e18 <TIM_TI1_SetConfig+0xd0>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d013      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	4a24      	ldr	r2, [pc, #144]	; (8007e1c <TIM_TI1_SetConfig+0xd4>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d00f      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	4a23      	ldr	r2, [pc, #140]	; (8007e20 <TIM_TI1_SetConfig+0xd8>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d00b      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	4a22      	ldr	r2, [pc, #136]	; (8007e24 <TIM_TI1_SetConfig+0xdc>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d007      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4a21      	ldr	r2, [pc, #132]	; (8007e28 <TIM_TI1_SetConfig+0xe0>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d003      	beq.n	8007dae <TIM_TI1_SetConfig+0x66>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	4a20      	ldr	r2, [pc, #128]	; (8007e2c <TIM_TI1_SetConfig+0xe4>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d101      	bne.n	8007db2 <TIM_TI1_SetConfig+0x6a>
 8007dae:	2301      	movs	r3, #1
 8007db0:	e000      	b.n	8007db4 <TIM_TI1_SetConfig+0x6c>
 8007db2:	2300      	movs	r3, #0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d008      	beq.n	8007dca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	f023 0303 	bic.w	r3, r3, #3
 8007dbe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	e003      	b.n	8007dd2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	f043 0301 	orr.w	r3, r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	011b      	lsls	r3, r3, #4
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	697a      	ldr	r2, [r7, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f023 030a 	bic.w	r3, r3, #10
 8007dec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f003 030a 	and.w	r3, r3, #10
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40010000 	.word	0x40010000
 8007e18:	40000400 	.word	0x40000400
 8007e1c:	40000800 	.word	0x40000800
 8007e20:	40000c00 	.word	0x40000c00
 8007e24:	40010400 	.word	0x40010400
 8007e28:	40014000 	.word	0x40014000
 8007e2c:	40001800 	.word	0x40001800

08007e30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b087      	sub	sp, #28
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	f023 0201 	bic.w	r2, r3, #1
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	011b      	lsls	r3, r3, #4
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f023 030a 	bic.w	r3, r3, #10
 8007e6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e6e:	697a      	ldr	r2, [r7, #20]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	621a      	str	r2, [r3, #32]
}
 8007e82:	bf00      	nop
 8007e84:	371c      	adds	r7, #28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr

08007e8e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e8e:	b480      	push	{r7}
 8007e90:	b087      	sub	sp, #28
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	60f8      	str	r0, [r7, #12]
 8007e96:	60b9      	str	r1, [r7, #8]
 8007e98:	607a      	str	r2, [r7, #4]
 8007e9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	f023 0210 	bic.w	r2, r3, #16
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6a1b      	ldr	r3, [r3, #32]
 8007eb2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ecc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	031b      	lsls	r3, r3, #12
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ee0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	011b      	lsls	r3, r3, #4
 8007ee6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	621a      	str	r2, [r3, #32]
}
 8007efc:	bf00      	nop
 8007efe:	371c      	adds	r7, #28
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b087      	sub	sp, #28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	f023 0210 	bic.w	r2, r3, #16
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6a1b      	ldr	r3, [r3, #32]
 8007f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	031b      	lsls	r3, r3, #12
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007f44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	011b      	lsls	r3, r3, #4
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	697a      	ldr	r2, [r7, #20]
 8007f54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	621a      	str	r2, [r3, #32]
}
 8007f5c:	bf00      	nop
 8007f5e:	371c      	adds	r7, #28
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f023 0303 	bic.w	r3, r3, #3
 8007f94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fa4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	011b      	lsls	r3, r3, #4
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007fb8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	021b      	lsls	r3, r3, #8
 8007fbe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	621a      	str	r2, [r3, #32]
}
 8007fd4:	bf00      	nop
 8007fd6:	371c      	adds	r7, #28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	69db      	ldr	r3, [r3, #28]
 8007ffe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800800c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	021b      	lsls	r3, r3, #8
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800801e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	031b      	lsls	r3, r3, #12
 8008024:	b29b      	uxth	r3, r3
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	4313      	orrs	r3, r2
 800802a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008032:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	031b      	lsls	r3, r3, #12
 8008038:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	4313      	orrs	r3, r2
 8008040:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	697a      	ldr	r2, [r7, #20]
 8008046:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	621a      	str	r2, [r3, #32]
}
 800804e:	bf00      	nop
 8008050:	371c      	adds	r7, #28
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800805a:	b480      	push	{r7}
 800805c:	b085      	sub	sp, #20
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008070:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008072:	683a      	ldr	r2, [r7, #0]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4313      	orrs	r3, r2
 8008078:	f043 0307 	orr.w	r3, r3, #7
 800807c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	609a      	str	r2, [r3, #8]
}
 8008084:	bf00      	nop
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	021a      	lsls	r2, r3, #8
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	431a      	orrs	r2, r3
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	697a      	ldr	r2, [r7, #20]
 80080c2:	609a      	str	r2, [r3, #8]
}
 80080c4:	bf00      	nop
 80080c6:	371c      	adds	r7, #28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b087      	sub	sp, #28
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f003 031f 	and.w	r3, r3, #31
 80080e2:	2201      	movs	r2, #1
 80080e4:	fa02 f303 	lsl.w	r3, r2, r3
 80080e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6a1a      	ldr	r2, [r3, #32]
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	43db      	mvns	r3, r3
 80080f2:	401a      	ands	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6a1a      	ldr	r2, [r3, #32]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	f003 031f 	and.w	r3, r3, #31
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	fa01 f303 	lsl.w	r3, r1, r3
 8008108:	431a      	orrs	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	621a      	str	r2, [r3, #32]
}
 800810e:	bf00      	nop
 8008110:	371c      	adds	r7, #28
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
	...

0800811c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800812c:	2b01      	cmp	r3, #1
 800812e:	d101      	bne.n	8008134 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008130:	2302      	movs	r3, #2
 8008132:	e05a      	b.n	80081ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2202      	movs	r2, #2
 8008140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800815a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a21      	ldr	r2, [pc, #132]	; (80081f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d022      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008180:	d01d      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a1d      	ldr	r2, [pc, #116]	; (80081fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d018      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a1b      	ldr	r2, [pc, #108]	; (8008200 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d013      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1a      	ldr	r2, [pc, #104]	; (8008204 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d00e      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a18      	ldr	r2, [pc, #96]	; (8008208 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d009      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a17      	ldr	r2, [pc, #92]	; (800820c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d004      	beq.n	80081be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a15      	ldr	r2, [pc, #84]	; (8008210 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d10c      	bne.n	80081d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40010000 	.word	0x40010000
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	40010400 	.word	0x40010400
 800820c:	40014000 	.word	0x40014000
 8008210:	40001800 	.word	0x40001800

08008214 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008230:	bf00      	nop
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008246:	2300      	movs	r3, #0
 8008248:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008254:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008256:	68fa      	ldr	r2, [r7, #12]
 8008258:	4b20      	ldr	r3, [pc, #128]	; (80082dc <FSMC_NORSRAM_Init+0xa0>)
 800825a:	4013      	ands	r3, r2
 800825c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008266:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800826c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008272:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008278:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800827e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008284:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800828a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008290:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008296:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800829c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 80082a2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80082a8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d103      	bne.n	80082c0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082be:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68f9      	ldr	r1, [r7, #12]
 80082c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	fff00080 	.word	0xfff00080

080082e0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b087      	sub	sp, #28
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	1c5a      	adds	r2, r3, #1
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082fa:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008302:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800830e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008316:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800831e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	3b01      	subs	r3, #1
 8008326:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008328:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	3b02      	subs	r3, #2
 8008330:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008332:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008338:	4313      	orrs	r3, r2
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	4313      	orrs	r3, r2
 800833e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	1c5a      	adds	r2, r3, #1
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6979      	ldr	r1, [r7, #20]
 8008348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	371c      	adds	r7, #28
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
	...

0800835c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800835c:	b480      	push	{r7}
 800835e:	b087      	sub	sp, #28
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
 8008368:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800836a:	2300      	movs	r3, #0
 800836c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008374:	d122      	bne.n	80083bc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800837e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4b15      	ldr	r3, [pc, #84]	; (80083d8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008384:	4013      	ands	r3, r2
 8008386:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008392:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800839a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	68db      	ldr	r3, [r3, #12]
 80083a0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80083a2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80083a8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80083aa:	697a      	ldr	r2, [r7, #20]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	6979      	ldr	r1, [r7, #20]
 80083b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80083ba:	e005      	b.n	80083c8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80083c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	371c      	adds	r7, #28
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	cff00000 	.word	0xcff00000

080083dc <__libc_init_array>:
 80083dc:	b570      	push	{r4, r5, r6, lr}
 80083de:	4d0d      	ldr	r5, [pc, #52]	; (8008414 <__libc_init_array+0x38>)
 80083e0:	4c0d      	ldr	r4, [pc, #52]	; (8008418 <__libc_init_array+0x3c>)
 80083e2:	1b64      	subs	r4, r4, r5
 80083e4:	10a4      	asrs	r4, r4, #2
 80083e6:	2600      	movs	r6, #0
 80083e8:	42a6      	cmp	r6, r4
 80083ea:	d109      	bne.n	8008400 <__libc_init_array+0x24>
 80083ec:	4d0b      	ldr	r5, [pc, #44]	; (800841c <__libc_init_array+0x40>)
 80083ee:	4c0c      	ldr	r4, [pc, #48]	; (8008420 <__libc_init_array+0x44>)
 80083f0:	f000 f820 	bl	8008434 <_init>
 80083f4:	1b64      	subs	r4, r4, r5
 80083f6:	10a4      	asrs	r4, r4, #2
 80083f8:	2600      	movs	r6, #0
 80083fa:	42a6      	cmp	r6, r4
 80083fc:	d105      	bne.n	800840a <__libc_init_array+0x2e>
 80083fe:	bd70      	pop	{r4, r5, r6, pc}
 8008400:	f855 3b04 	ldr.w	r3, [r5], #4
 8008404:	4798      	blx	r3
 8008406:	3601      	adds	r6, #1
 8008408:	e7ee      	b.n	80083e8 <__libc_init_array+0xc>
 800840a:	f855 3b04 	ldr.w	r3, [r5], #4
 800840e:	4798      	blx	r3
 8008410:	3601      	adds	r6, #1
 8008412:	e7f2      	b.n	80083fa <__libc_init_array+0x1e>
 8008414:	080084d0 	.word	0x080084d0
 8008418:	080084d0 	.word	0x080084d0
 800841c:	080084d0 	.word	0x080084d0
 8008420:	080084d4 	.word	0x080084d4

08008424 <memset>:
 8008424:	4402      	add	r2, r0
 8008426:	4603      	mov	r3, r0
 8008428:	4293      	cmp	r3, r2
 800842a:	d100      	bne.n	800842e <memset+0xa>
 800842c:	4770      	bx	lr
 800842e:	f803 1b01 	strb.w	r1, [r3], #1
 8008432:	e7f9      	b.n	8008428 <memset+0x4>

08008434 <_init>:
 8008434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008436:	bf00      	nop
 8008438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800843a:	bc08      	pop	{r3}
 800843c:	469e      	mov	lr, r3
 800843e:	4770      	bx	lr

08008440 <_fini>:
 8008440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008442:	bf00      	nop
 8008444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008446:	bc08      	pop	{r3}
 8008448:	469e      	mov	lr, r3
 800844a:	4770      	bx	lr
