$date
  Sun Aug 30 12:30:46 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module reg_file2_tb $end
$var reg 1 ! clk $end
$var reg 6 " inputs[5:0] $end
$var reg 2 # outputs[1:0] $end
$scope module uut $end
$var reg 1 $ read_n1 $end
$var reg 1 % read_n2 $end
$var reg 1 & write_n $end
$var reg 1 ' write_data $end
$var reg 1 ( write $end
$var reg 1 ) clk $end
$var reg 1 * read_data1 $end
$var reg 1 + read_data2 $end
$var reg 2 , registers[0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b000000 "
bUU #
0$
0%
0&
0'
0(
0)
U*
U+
bUU ,
#5000000
b000110 "
1'
1(
#10000000
1!
1)
b1U ,
#20000000
0!
b11 #
0)
1*
1+
#30000000
1!
1)
#40000000
0!
0)
#50000000
1!
1)
#60000000
0!
0)
#70000000
1!
1)
#80000000
0!
0)
#85000000
b000010 "
0'
#90000000
1!
1)
b0U ,
#100000000
0!
b00 #
0)
0*
0+
#110000000
1!
1)
#120000000
0!
0)
#130000000
1!
1)
#140000000
0!
0)
#150000000
1!
1)
#160000000
0!
0)
#165000000
#170000000
1!
1)
#180000000
0!
0)
#190000000
1!
1)
#200000000
0!
0)
#210000000
1!
1)
#220000000
0!
0)
#230000000
1!
1)
#240000000
0!
0)
#250000000
1!
1)
#260000000
0!
0)
#270000000
1!
1)
#280000000
0!
0)
#290000000
1!
1)
#300000000
0!
0)
#310000000
1!
1)
#320000000
0!
0)
#330000000
1!
1)
#340000000
0!
0)
#350000000
1!
1)
#360000000
0!
0)
#370000000
1!
1)
#380000000
0!
0)
#390000000
1!
1)
#400000000
0!
0)
#410000000
1!
1)
#420000000
0!
0)
#430000000
1!
1)
#440000000
0!
0)
#450000000
1!
1)
#460000000
0!
0)
#470000000
1!
1)
#480000000
0!
0)
#490000000
1!
1)
#500000000
0!
0)
