block/PDM:
  description: PDM.
  items:
  - name: CTRL
    description: Control Register.
    byte_offset: 0
    fieldset: CTRL
  - name: CH_CTRL
    description: Channel Control Register.
    byte_offset: 4
    fieldset: CH_CTRL
  - name: ST
    description: Status Register.
    byte_offset: 8
    fieldset: ST
  - name: CIC_CFG
    description: CIC configuration register.
    byte_offset: 16
    fieldset: CIC_CFG
  - name: RUN
    description: Run Register.
    byte_offset: 32
    fieldset: RUN
fieldset/CH_CTRL:
  description: Channel Control Register.
  fields:
  - name: CH_EN
    description: Asserted to enable the channel. Ch8 & 9 are refs. Ch0-7 are pdm mics.
    bit_offset: 0
    bit_size: 10
  - name: CH_POL
    description: Asserted to select PDM_CLK high level captured, otherwise to select PDM_CLK low level captured.
    bit_offset: 16
    bit_size: 8
fieldset/CIC_CFG:
  description: CIC configuration register.
  fields:
  - name: CIC_DEC_RATIO
    description: CIC decimation factor.
    bit_offset: 0
    bit_size: 8
  - name: SGD
    description: 'Sigma_delta_order[1:0] 2''b00: 7 2''b01: 6 2''b10: 5 Others: unused.'
    bit_offset: 8
    bit_size: 2
    enum: SIGMA_DELTA_ORDER
  - name: POST_SCALE
    description: the shift value after CIC results.
    bit_offset: 10
    bit_size: 6
fieldset/CTRL:
  description: Control Register.
  fields:
  - name: PDM_CLK_OE
    description: pdm_clk_output_en.
    bit_offset: 1
    bit_size: 1
  - name: PDM_CLK_DIV_BYPASS
    description: asserted to bypass the pdm clock divider.
    bit_offset: 2
    bit_size: 1
  - name: PDM_CLK_HFDIV
    description: 'The clock divider will work at least 4. 0: div-by-2, 1: div-by-4 . . . n: div-by-2*(n+1).'
    bit_offset: 3
    bit_size: 4
  - name: CAPT_DLY
    description: Capture cycle delay>=0, should be less than PDM_CLK_HFDIV.
    bit_offset: 7
    bit_size: 4
  - name: CIC_SAT_ERR_IE
    description: 'Error interrupt enable This bit controls the generation of an interrupt when an error condition (CIC saturation) occurs. 0: Error interrupt is masked 1: Error interrupt is enabled.'
    bit_offset: 16
    bit_size: 1
  - name: CIC_OVLD_ERR_IE
    description: CIC overload error interrupt enable.
    bit_offset: 17
    bit_size: 1
  - name: OFIFO_OVFL_ERR_IE
    description: output fifo overflow error interrupt enable.
    bit_offset: 18
    bit_size: 1
  - name: SOF_FEDGE
    description: asserted if the falling edge of the ref fclk from DAO is the start of a new frame. This is used to to align DAO feedback signal.
    bit_offset: 23
    bit_size: 1
  - name: SFTRST
    description: software reset the module. Self-clear.
    bit_offset: 31
    bit_size: 1
fieldset/RUN:
  description: Run Register.
  fields:
  - name: PDM_EN
    description: Asserted to enable the module.
    bit_offset: 0
    bit_size: 1
fieldset/ST:
  description: Status Register.
  fields:
  - name: CIC_SAT_ERR
    description: CIC saturation. Write 1 clear.
    bit_offset: 0
    bit_size: 1
  - name: CIC_OVLD_ERR
    description: CIC overload error. write 1 clear.
    bit_offset: 1
    bit_size: 1
  - name: OFIFO_OVFL_ERR
    description: output fifo overflow error. The reason may be sampling frequency mismatch, either fast or slow.
    bit_offset: 2
    bit_size: 1
enum/SIGMA_DELTA_ORDER:
  description: Sigma delta order.
  bit_size: 2
  variants:
  - name: _5
    description: 5.
    value: 2
  - name: _6
    description: 6.
    value: 1
  - name: _7
    description: 7.
    value: 0
