-- generated by newgenasym Wed Jul 25 08:44:24 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lvt574 is
    port (    
	CLK:       IN     STD_LOGIC;    
	D0:        IN     STD_LOGIC;    
	D1:        IN     STD_LOGIC;    
	D2:        IN     STD_LOGIC;    
	D3:        IN     STD_LOGIC;    
	D4:        IN     STD_LOGIC;    
	D5:        IN     STD_LOGIC;    
	D6:        IN     STD_LOGIC;    
	D7:        IN     STD_LOGIC;    
	OE:        IN     STD_LOGIC;    
	Q0:        INOUT  STD_LOGIC;    
	Q1:        INOUT  STD_LOGIC;    
	Q2:        INOUT  STD_LOGIC;    
	Q3:        INOUT  STD_LOGIC;    
	Q4:        INOUT  STD_LOGIC;    
	Q5:        INOUT  STD_LOGIC;    
	Q6:        INOUT  STD_LOGIC;    
	Q7:        INOUT  STD_LOGIC);
end lvt574;
