Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 00:42:33 2019
| Host         : travis-job-4826b083-fb4a-4fb8-a749-a5779df320f6 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.339        0.000                      0                 6246        0.022        0.000                      0                 6245        3.750        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk12    {0.000 41.666}     83.333          12.000          
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12                                                                                                                                                          81.178        0.000                       0                     1  
sys_clk             1.339        0.000                      0                 6245        0.022        0.000                      0                 6245        3.750        0.000                       0                  1963  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.569        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 1.745ns (21.629%)  route 6.323ns (78.371%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.553     1.553    sys_clk
    SLICE_X42Y58         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=3, routed)           0.764     2.795    lm32_cpu/multiplier/basesoc_uart_rx_pending
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.295     3.090 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.588     3.678    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.802 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.628     4.430    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.124     4.554 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.638     5.192    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.316 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.645     5.961    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.150     6.111 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.702     6.813    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.139 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.022     8.162    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X47Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.286 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_8__2/O
                         net (fo=2, routed)           1.335     9.621    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[0]
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.483    11.483    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.561    
                         clock uncertainty           -0.035    11.526    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.960    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.718ns (9.175%)  route 7.107ns (90.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.808     1.808    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.419     2.227 r  FDPE_1/Q
                         net (fo=509, routed)         4.550     6.778    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.299     7.077 r  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1083, routed)        2.557     9.634    lm32_cpu/multiplier/rst_i0
    DSP48_X1Y16          DSP48E1                                      r  lm32_cpu/multiplier/product0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.541    11.541    lm32_cpu/multiplier/out
    DSP48_X1Y16          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.000    11.541    
                         clock uncertainty           -0.035    11.506    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    10.999    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.745ns (21.743%)  route 6.281ns (78.257%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.553     1.553    sys_clk
    SLICE_X42Y58         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=3, routed)           0.764     2.795    lm32_cpu/multiplier/basesoc_uart_rx_pending
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.295     3.090 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.588     3.678    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.802 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.628     4.430    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.124     4.554 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.638     5.192    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.316 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.645     5.961    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.150     6.111 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.702     6.813    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.139 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.123     8.262    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.124     8.386 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_4__2/O
                         net (fo=2, routed)           1.192     9.579    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[4]
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.483    11.483    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.561    
                         clock uncertainty           -0.035    11.526    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.960    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.868ns (11.538%)  route 6.655ns (88.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.808     1.808    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.419     2.227 r  FDPE_1/Q
                         net (fo=509, routed)         4.550     6.778    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.299     7.077 r  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1083, routed)        1.246     8.323    lm32_cpu/load_store_unit/dcache/rst_i0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.150     8.473 r  lm32_cpu/load_store_unit/dcache/w_result_sel_mul_m_i_1/O
                         net (fo=6, routed)           0.859     9.331    lm32_cpu/load_store_unit_n_108
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/out
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[2]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.035    11.412    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.631    10.781    lm32_cpu/branch_target_m_reg[2]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.868ns (11.538%)  route 6.655ns (88.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.808     1.808    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.419     2.227 r  FDPE_1/Q
                         net (fo=509, routed)         4.550     6.778    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.299     7.077 r  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1083, routed)        1.246     8.323    lm32_cpu/load_store_unit/dcache/rst_i0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.150     8.473 r  lm32_cpu/load_store_unit/dcache/w_result_sel_mul_m_i_1/O
                         net (fo=6, routed)           0.859     9.331    lm32_cpu/load_store_unit_n_108
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/out
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[3]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.035    11.412    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.631    10.781    lm32_cpu/branch_target_m_reg[3]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.868ns (11.538%)  route 6.655ns (88.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.808     1.808    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.419     2.227 r  FDPE_1/Q
                         net (fo=509, routed)         4.550     6.778    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.299     7.077 r  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1083, routed)        1.246     8.323    lm32_cpu/load_store_unit/dcache/rst_i0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.150     8.473 r  lm32_cpu/load_store_unit/dcache/w_result_sel_mul_m_i_1/O
                         net (fo=6, routed)           0.859     9.331    lm32_cpu/load_store_unit_n_108
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/out
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[4]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.035    11.412    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.631    10.781    lm32_cpu/branch_target_m_reg[4]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.868ns (11.538%)  route 6.655ns (88.462%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.808     1.808    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.419     2.227 r  FDPE_1/Q
                         net (fo=509, routed)         4.550     6.778    lm32_cpu/instruction_unit/icache/sys_rst
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.299     7.077 r  lm32_cpu/instruction_unit/icache/pc_d[31]_i_1/O
                         net (fo=1083, routed)        1.246     8.323    lm32_cpu/load_store_unit/dcache/rst_i0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.150     8.473 r  lm32_cpu/load_store_unit/dcache/w_result_sel_mul_m_i_1/O
                         net (fo=6, routed)           0.859     9.331    lm32_cpu/load_store_unit_n_108
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/out
    SLICE_X45Y41         FDRE                                         r  lm32_cpu/branch_target_m_reg[8]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.035    11.412    
    SLICE_X45Y41         FDRE (Setup_fdre_C_R)       -0.631    10.781    lm32_cpu/branch_target_m_reg[8]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 1.745ns (21.951%)  route 6.205ns (78.049%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.553     1.553    sys_clk
    SLICE_X42Y58         FDRE                                         r  basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     2.031 f  basesoc_uart_rx_pending_reg/Q
                         net (fo=3, routed)           0.764     2.795    lm32_cpu/multiplier/basesoc_uart_rx_pending
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.295     3.090 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.588     3.678    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.802 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.628     4.430    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y49         LUT5 (Prop_lut5_I2_O)        0.124     4.554 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.638     5.192    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     5.316 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.645     5.961    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.150     6.111 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.702     6.813    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.326     7.139 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.023     8.163    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X47Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.287 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_3__2/O
                         net (fo=2, routed)           1.216     9.503    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[5]
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.483    11.483    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y20         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.078    11.561    
                         clock uncertainty           -0.035    11.526    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.960    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/refill_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 3.925ns (48.878%)  route 4.105ns (51.122%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.614     1.614    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y18         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.068 r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.320     5.388    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg_n_15
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.124     5.512 r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/way_match_0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.512    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram_n_4
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.044 r  lm32_cpu/load_store_unit/dcache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.044    lm32_cpu/load_store_unit/dcache/way_match_0_carry_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.272 f  lm32_cpu/load_store_unit/dcache/way_match_0_carry__0/CO[2]
                         net (fo=4, routed)           1.020     7.291    lm32_cpu/load_store_unit/dcache/way_match
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.313     7.604 r  lm32_cpu/load_store_unit/dcache/refill_offset[2]_i_2/O
                         net (fo=5, routed)           0.602     8.206    lm32_cpu/load_store_unit/dcache/refill_offset[2]_i_2_n_0
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  lm32_cpu/load_store_unit/dcache/refill_offset[3]_i_2__0/O
                         net (fo=1, routed)           0.648     8.978    lm32_cpu/load_store_unit/dcache/refill_offset[3]_i_2__0_n_0
    SLICE_X32Y40         LUT4 (Prop_lut4_I2_O)        0.150     9.128 r  lm32_cpu/load_store_unit/dcache/refill_offset[3]_i_1/O
                         net (fo=1, routed)           0.516     9.644    lm32_cpu/load_store_unit/dcache/refill_offset[3]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.443    11.443    lm32_cpu/load_store_unit/dcache/out
    SLICE_X31Y40         FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_offset_reg[3]/C
                         clock pessimism              0.008    11.451    
                         clock uncertainty           -0.035    11.416    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)       -0.249    11.167    lm32_cpu/load_store_unit/dcache/refill_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         11.167    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 lm32_cpu/logic_op_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 2.139ns (26.627%)  route 5.894ns (73.373%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.566     1.566    lm32_cpu/out
    SLICE_X38Y49         FDRE                                         r  lm32_cpu/logic_op_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.478     2.044 r  lm32_cpu/logic_op_x_reg[1]/Q
                         net (fo=72, routed)          1.511     3.555    lm32_cpu/mc_arithmetic/logic_op_x[1]
    SLICE_X51Y43         LUT4 (Prop_lut4_I2_O)        0.325     3.880 r  lm32_cpu/mc_arithmetic/operand_m[29]_i_5/O
                         net (fo=4, routed)           0.842     4.722    lm32_cpu/mc_arithmetic/operand_m[29]_i_5_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.327     5.049 r  lm32_cpu/mc_arithmetic/operand_m[25]_i_3/O
                         net (fo=1, routed)           0.000     5.049    lm32_cpu/mc_arithmetic/operand_m[25]_i_3_n_0
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.261 r  lm32_cpu/mc_arithmetic/operand_m_reg[25]_i_2/O
                         net (fo=1, routed)           0.794     6.055    lm32_cpu/mc_arithmetic/operand_m_reg[25]_i_2_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.299     6.354 r  lm32_cpu/mc_arithmetic/operand_m[25]_i_1/O
                         net (fo=3, routed)           1.108     7.462    lm32_cpu/x_result[25]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.150     7.612 r  lm32_cpu/store_operand_x[25]_i_1/O
                         net (fo=2, routed)           0.620     8.232    lm32_cpu/instruction_unit/valid_x_reg_1[10]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.348     8.580 r  lm32_cpu/instruction_unit/b[25]_i_1/O
                         net (fo=3, routed)           1.019     9.600    lm32_cpu/multiplier/valid_x_reg[25]
    DSP48_X1Y18          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.542    11.542    lm32_cpu/multiplier/out
    DSP48_X1Y18          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.080    11.622    
                         clock uncertainty           -0.035    11.587    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    11.137    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 lm32_cpu/multiplier/product_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.562     0.562    lm32_cpu/multiplier/out
    SLICE_X36Y40         FDRE                                         r  lm32_cpu/multiplier/product_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  lm32_cpu/multiplier/product_reg[2]__0/Q
                         net (fo=1, routed)           0.175     0.864    lm32_cpu/multiplier/product_reg[2]__0_n_0
    SLICE_X33Y41         FDRE                                         r  lm32_cpu/multiplier/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.831     0.831    lm32_cpu/multiplier/out
    SLICE_X33Y41         FDRE                                         r  lm32_cpu/multiplier/result_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.017     0.843    lm32_cpu/multiplier/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.246%)  route 0.200ns (51.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.565     0.565    lm32_cpu/instruction_unit/icache/out
    SLICE_X47Y49         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  lm32_cpu/instruction_unit/icache/refill_address_reg[18]/Q
                         net (fo=3, routed)           0.200     0.905    lm32_cpu/instruction_unit/icache/Q[14]
    SLICE_X43Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.950 r  lm32_cpu/instruction_unit/icache/restart_address[18]_i_1/O
                         net (fo=1, routed)           0.000     0.950    lm32_cpu/instruction_unit/p_1_in[16]
    SLICE_X43Y50         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.832     0.832    lm32_cpu/instruction_unit/out
    SLICE_X43Y50         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.091     0.923    lm32_cpu/instruction_unit/restart_address_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.020%)  route 0.185ns (52.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.559     0.559    lm32_cpu/load_store_unit/out
    SLICE_X38Y35         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  lm32_cpu/load_store_unit/store_data_m_reg[12]/Q
                         net (fo=2, routed)           0.185     0.907    lm32_cpu/load_store_unit/store_data_m[12]
    SLICE_X30Y34         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.826     0.826    lm32_cpu/load_store_unit/out
    SLICE_X30Y34         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[12]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.059     0.880    lm32_cpu/load_store_unit/d_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/d_adr_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.227ns (58.404%)  route 0.162ns (41.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.559     0.559    lm32_cpu/load_store_unit/out
    SLICE_X36Y36         FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  lm32_cpu/load_store_unit/d_adr_o_reg[5]/Q
                         net (fo=2, routed)           0.162     0.848    lm32_cpu/load_store_unit/d_adr_o_reg_n_0_[5]
    SLICE_X35Y35         LUT5 (Prop_lut5_I0_O)        0.099     0.947 r  lm32_cpu/load_store_unit/spiflash_sr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.947    lm32_cpu_n_57
    SLICE_X35Y35         FDRE                                         r  spiflash_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.826     0.826    sys_clk
    SLICE_X35Y35         FDRE                                         r  spiflash_sr_reg[13]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.091     0.912    spiflash_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.557     0.557    sys_clk
    SLICE_X39Y63         FDRE                                         r  basesoc_uart_phy_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  basesoc_uart_phy_source_payload_data_reg[0]/Q
                         net (fo=1, routed)           0.056     0.754    storage_1_reg_0_15_0_5/DIA0
    SLICE_X38Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y63         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X38Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.717    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_uart_phy_rx_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.745%)  route 0.183ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X34Y63         FDRE                                         r  regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  regs1_reg/Q
                         net (fo=5, routed)           0.183     0.886    regs1
    SLICE_X37Y63         FDRE                                         r  basesoc_uart_phy_rx_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    sys_clk
    SLICE_X37Y63         FDRE                                         r  basesoc_uart_phy_rx_r_reg/C
                         clock pessimism             -0.005     0.819    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.022     0.841    basesoc_uart_phy_rx_r_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_w_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.832%)  route 0.220ns (54.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.565     0.565    lm32_cpu/instruction_unit/out
    SLICE_X45Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  lm32_cpu/instruction_unit/pc_w_reg[19]/Q
                         net (fo=1, routed)           0.220     0.925    lm32_cpu/instruction_unit/icache/pc_w_reg[31][17]
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.970 r  lm32_cpu/instruction_unit/icache/restart_address[19]_i_1/O
                         net (fo=1, routed)           0.000     0.970    lm32_cpu/instruction_unit/p_1_in[17]
    SLICE_X43Y50         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.832     0.832    lm32_cpu/instruction_unit/out
    SLICE_X43Y50         FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     0.924    lm32_cpu/instruction_unit/restart_address_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 csrbankarray_interface3_bank_bus_dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.207%)  route 0.217ns (53.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.559     0.559    sys_clk
    SLICE_X35Y58         FDRE                                         r  csrbankarray_interface3_bank_bus_dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  csrbankarray_interface3_bank_bus_dat_r_reg[3]/Q
                         net (fo=1, routed)           0.217     0.916    csrbankarray_interface3_bank_bus_dat_r_reg_n_0_[3]
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.961 r  basesoc_bus_wishbone_dat_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.961    csrcon_dat_r[3]
    SLICE_X37Y61         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.827     0.827    sys_clk
    SLICE_X37Y61         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[3]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.091     0.914    basesoc_bus_wishbone_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_f_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_d_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.190%)  route 0.249ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.563     0.563    lm32_cpu/instruction_unit/out
    SLICE_X47Y52         FDSE                                         r  lm32_cpu/instruction_unit/pc_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDSE (Prop_fdse_C_Q)         0.141     0.704 r  lm32_cpu/instruction_unit/pc_f_reg[27]/Q
                         net (fo=6, routed)           0.249     0.952    lm32_cpu/instruction_unit/pc_f[27]
    SLICE_X47Y48         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.835     0.835    lm32_cpu/instruction_unit/out
    SLICE_X47Y48         FDRE                                         r  lm32_cpu/instruction_unit/pc_d_reg[27]/C
                         clock pessimism              0.000     0.835    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.066     0.901    lm32_cpu/instruction_unit/pc_d_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_x_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_m_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.630%)  route 0.244ns (63.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.564     0.564    lm32_cpu/instruction_unit/out
    SLICE_X43Y49         FDRE                                         r  lm32_cpu/instruction_unit/pc_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lm32_cpu/instruction_unit/pc_x_reg[28]/Q
                         net (fo=2, routed)           0.244     0.949    lm32_cpu/instruction_unit/pc_x_reg_n_0_[28]
    SLICE_X42Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.832     0.832    lm32_cpu/instruction_unit/out
    SLICE_X42Y50         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[28]/C
                         clock pessimism              0.000     0.832    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.059     0.891    lm32_cpu/instruction_unit/pc_m_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.569ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    rst_meta
    SLICE_X0Y107         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1964, routed)        0.674     2.674    sys_clk
    SLICE_X0Y107         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty           -0.025     2.649    
    SLICE_X0Y107         FDPE (Setup_fdpe_C_D)       -0.005     2.644    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.644    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.569    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     2.564 (r) | SLOW    |    -0.415 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.701 (r) | SLOW    |    -0.159 (r) | FAST    |          |
sys_clk   | user_btn0        | FDPE    | -     |     1.297 (r) | SLOW    |     0.172 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      8.734 (r) | SLOW    |      2.878 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |     10.022 (r) | SLOW    |      3.204 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.300 (r) | SLOW    |      3.059 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.661 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



