

================================================================
== Vitis HLS Report for 'auMedianBlur_1080_1920_0_0_0_0_5_25_16_10_false_24'
================================================================
* Date:           Thu Mar 25 14:59:58 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.756 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1953|  2101359| 13.021 us | 14.010 ms |  1953|  2101359|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66  |auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s  |     1952|  2101358| 13.014 us | 14.010 ms |  1952|  2101358|   none  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       10|     -|    3379|   12074|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      96|    -|
|Register         |        -|     -|      37|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       10|     0|    3416|   12172|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|   ~0   |       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66  |auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s  |       10|   0|  3379|  12074|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                          |                                                     |       10|   0|  3379|  12074|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |cols_blk_n               |   9|          2|    1|          2|
    |cols_out_blk_n           |   9|          2|    1|          2|
    |flagU_read               |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |rows_blk_n               |   9|          2|    1|          2|
    |rows_out_blk_n           |   9|          2|    1|          2|
    |strmFlowU_fil_out_write  |   9|          2|    1|          2|
    |strmFlowU_fil_read       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         21|   10|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |trunc_ln360_2_reg_93                                                        |  16|   0|   16|          0|
    |trunc_ln360_reg_88                                                          |  16|   0|   16|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |  37|   0|   37|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|start_out                 | out |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|start_write               | out |    1| ap_ctrl_hs | auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 | return value |
|strmFlowU_fil_dout        |  in |   16|   ap_fifo  |                         strmFlowU_fil                        |    pointer   |
|strmFlowU_fil_empty_n     |  in |    1|   ap_fifo  |                         strmFlowU_fil                        |    pointer   |
|strmFlowU_fil_read        | out |    1|   ap_fifo  |                         strmFlowU_fil                        |    pointer   |
|strmFlowU_fil_out_din     | out |   16|   ap_fifo  |                       strmFlowU_fil_out                      |    pointer   |
|strmFlowU_fil_out_full_n  |  in |    1|   ap_fifo  |                       strmFlowU_fil_out                      |    pointer   |
|strmFlowU_fil_out_write   | out |    1|   ap_fifo  |                       strmFlowU_fil_out                      |    pointer   |
|flagU_dout                |  in |    1|   ap_fifo  |                             flagU                            |    pointer   |
|flagU_empty_n             |  in |    1|   ap_fifo  |                             flagU                            |    pointer   |
|flagU_read                | out |    1|   ap_fifo  |                             flagU                            |    pointer   |
|rows_dout                 |  in |   32|   ap_fifo  |                             rows                             |    pointer   |
|rows_empty_n              |  in |    1|   ap_fifo  |                             rows                             |    pointer   |
|rows_read                 | out |    1|   ap_fifo  |                             rows                             |    pointer   |
|cols_dout                 |  in |   32|   ap_fifo  |                             cols                             |    pointer   |
|cols_empty_n              |  in |    1|   ap_fifo  |                             cols                             |    pointer   |
|cols_read                 | out |    1|   ap_fifo  |                             cols                             |    pointer   |
|rows_out_din              | out |   32|   ap_fifo  |                           rows_out                           |    pointer   |
|rows_out_full_n           |  in |    1|   ap_fifo  |                           rows_out                           |    pointer   |
|rows_out_write            | out |    1|   ap_fifo  |                           rows_out                           |    pointer   |
|cols_out_din              | out |   32|   ap_fifo  |                           cols_out                           |    pointer   |
|cols_out_full_n           |  in |    1|   ap_fifo  |                           cols_out                           |    pointer   |
|cols_out_write            | out |    1|   ap_fifo  |                           cols_out                           |    pointer   |
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:360]   --->   Operation 3 'read' 'rows_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:360]   --->   Operation 4 'read' 'cols_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %rows_out, i32 %rows_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 5 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%write_ln355 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %cols_out, i32 %cols_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 6 'write' 'write_ln355' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln360 = trunc i32 %rows_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:360->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 7 'trunc' 'trunc_ln360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln360_2 = trunc i32 %cols_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:360->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 8 'trunc' 'trunc_ln360_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln378 = call void @auMedian3x3<1080, 1920, 0, 0, 0, 1922, 5, 25, 16, 10, false>, i16 %strmFlowU_fil, i16 %strmFlowU_fil_out, i1 %flagU, i16 %trunc_ln360, i16 %trunc_ln360_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_median_blur.hpp:378->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 9 'call' 'call_ln378' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil_out, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flagU, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil_out, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strmFlowU_fil, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln378 = call void @auMedian3x3<1080, 1920, 0, 0, 0, 1922, 5, 25, 16, 10, false>, i16 %strmFlowU_fil, i16 %strmFlowU_fil_out, i1 %flagU, i16 %trunc_ln360, i16 %trunc_ln360_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow_median_blur.hpp:378->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 20 'call' 'call_ln378' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln355 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/video/xf_pyr_dense_optical_flow.hpp:355]   --->   Operation 21 'ret' 'ret_ln355' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strmFlowU_fil]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strmFlowU_fil_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ flagU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read         (read         ) [ 000]
cols_read         (read         ) [ 000]
write_ln355       (write        ) [ 000]
write_ln355       (write        ) [ 000]
trunc_ln360       (trunc        ) [ 001]
trunc_ln360_2     (trunc        ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln378        (call         ) [ 000]
ret_ln355         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strmFlowU_fil">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strmFlowU_fil"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strmFlowU_fil_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strmFlowU_fil_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flagU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flagU"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="auMedian3x3<1080, 1920, 0, 0, 0, 1922, 5, 25, 16, 10, false>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="rows_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cols_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln355_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln355/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln355_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln355/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="0" index="4" bw="16" slack="0"/>
<pin id="72" dir="0" index="5" bw="16" slack="0"/>
<pin id="73" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln378/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln360_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln360/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln360_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln360_2/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="trunc_ln360_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="1"/>
<pin id="90" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln360 "/>
</bind>
</comp>

<comp id="93" class="1005" name="trunc_ln360_2_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="1"/>
<pin id="95" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln360_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="38" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="44" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="38" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="86"><net_src comp="44" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="66" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strmFlowU_fil_out | {1 2 }
	Port: rows_out | {1 }
	Port: cols_out | {1 }
 - Input state : 
	Port: auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 : strmFlowU_fil | {1 2 }
	Port: auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 : flagU | {1 2 }
	Port: auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 : rows | {1 }
	Port: auMedianBlur<1080, 1920, 0, 0, 0, 0, 5, 25, 16, 10, false>24 : cols | {1 }
  - Chain level:
	State 1
		call_ln378 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66 |    10   | 12.1643 |   3591  |  11706  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      rows_read_read_fu_38                     |    0    |    0    |    0    |    0    |
|          |                      cols_read_read_fu_44                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                    write_ln355_write_fu_50                    |    0    |    0    |    0    |    0    |
|          |                    write_ln355_write_fu_58                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln360_fu_78                       |    0    |    0    |    0    |    0    |
|          |                      trunc_ln360_2_fu_83                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    10   | 12.1643 |   3591  |  11706  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|trunc_ln360_2_reg_93|   16   |
| trunc_ln360_reg_88 |   16   |
+--------------------+--------+
|        Total       |   32   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66 |  p4  |   2  |  16  |   32   ||    9    |
| grp_auMedian3x3_1080_1920_0_0_0_1922_5_25_16_10_false_s_fu_66 |  p5  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   64   ||  1.312  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   12   |  3591  |  11706 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   13   |  3623  |  11724 |
+-----------+--------+--------+--------+--------+
