#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <inttypes.h>
#include "v3d_rw.h"

#define generate_mask(n, sr) ((((((n))>=32?0:(1<<((n))))-1)<<((sr))))
#define generate_mask_with_bit_range(bit_from, bit_to) ((generate_mask(((bit_from))-((bit_to))+1, ((bit_to)))))
#define extract_value(e, n, sr) ((((p[((e))]&((generate_mask(((n)), ((sr)))))))>>((sr))))
#define extract_value_with_bit_range(offset_in_1_byte, bit_from, bit_to) ((extract_value(((offset_in_1_byte))/(32/8), ((bit_from))-((bit_to))+1, ((bit_to)))))

typedef enum {
	RW_WO = 0x1, RW_RO = 0x2, RW_RW = 0x3
} rwtype_t;

struct {
	int offset;
	uint32_t mask;
	int sr;
	char *name;
	rwtype_t rw;
} v3d_reg_addr_map[V3D_NFNAME];

#define _STR(x) #x
#define STR(x) _STR(x)

#define ram_add_node(fname_suf, offset_in_byte, bit_from, bit_to, bit_rw) \
	v3d_reg_addr_map[V3D_##fname_suf].offset = ((offset_in_byte))/(32/8); \
	v3d_reg_addr_map[V3D_##fname_suf].mask = generate_mask_with_bit_range(((bit_from)), ((bit_to))); \
	v3d_reg_addr_map[V3D_##fname_suf].sr = ((bit_to)); \
	v3d_reg_addr_map[V3D_##fname_suf].name = STR(V3D_##fname_suf); \
	v3d_reg_addr_map[V3D_##fname_suf].rw = bit_rw;

void v3d_rw_init()
{
	ram_add_node(TVER, 0x00000, 31, 24, RW_RO);
	ram_add_node(IDSTR_V, 0x00000, 7, 0, RW_RO);
	ram_add_node(IDSTR_3, 0x00000, 15, 8, RW_RO);
	ram_add_node(IDSTR_D, 0x00000, 23, 16, RW_RO);

	ram_add_node(VPMSZ,0x00004, 31, 28, RW_RO);
	ram_add_node(HDRT, 0x00004, 27, 24, RW_RO);
	ram_add_node(NSEM, 0x00004, 23, 16, RW_RO);
	ram_add_node(TUPS, 0x00004, 15, 12, RW_RO);
	ram_add_node(QUPS, 0x00004, 11, 8, RW_RO);
	ram_add_node(NSLC, 0x00004, 7, 4, RW_RO);
	ram_add_node(REV, 0x00004, 3, 0, RW_RO);

	ram_add_node(TLBDB, 0x00008, 11, 8, RW_RO);
	ram_add_node(TLBSZ, 0x00008, 7, 4, RW_RO);
	ram_add_node(VRISZ, 0x00008, 3, 0, RW_RO);

	ram_add_node(SCRATCH, 0x00010, 31, 0, RW_RW);

	ram_add_node(L2CCLR, 0x00020, 2, 2, RW_WO);
	ram_add_node(L2CDIS, 0x00020, 1, 1, RW_WO);
	ram_add_node(L2CENA, 0x00020, 0, 0, RW_RW);

	ram_add_node(T1CCS0, 0x00024, 27, 27, RW_RO);
	ram_add_node(T1CCS1, 0x00024, 26, 26, RW_RO);
	ram_add_node(T1CCS2, 0x00024, 25, 25, RW_RO);
	ram_add_node(T1CCS3, 0x00024, 24, 24, RW_RO);
	ram_add_node(T0CCS0, 0x00024, 19, 19, RW_RO);
	ram_add_node(T0CCS1, 0x00024, 18, 18, RW_RO);
	ram_add_node(T0CCS2, 0x00024, 17, 17, RW_RO);
	ram_add_node(T0CCS3, 0x00024, 16, 16, RW_RO);
	ram_add_node(UCCS0, 0x00024, 11, 11, RW_RO);
	ram_add_node(UCCS1, 0x00024, 10, 10, RW_RO);
	ram_add_node(UCCS2, 0x00024, 9, 9, RW_RO);
	ram_add_node(UCCS3, 0x00024, 8, 8, RW_RO);
	ram_add_node(ICCS0, 0x00024, 3, 3, RW_RO);
	ram_add_node(ICCS1, 0x00024, 2, 2, RW_RO);
	ram_add_node(ICCS2, 0x00024, 1, 1, RW_RO);
	ram_add_node(ICCS3, 0x00024, 0, 0, RW_RO);

	ram_add_node(INT_SPILLUSE, 0x00030, 3, 3, RW_RW);
	ram_add_node(INT_OUTTOMEM, 0x00030, 2, 2, RW_RW);
	ram_add_node(INT_FLDONE, 0x00030, 1, 1, RW_RW);
	ram_add_node(INT_FRDONE, 0x00030, 0, 0, RW_RW);

	ram_add_node(EI_SPILLUSE, 0x00034, 3, 3, RW_RW);
	ram_add_node(EI_OUTTOMEM, 0x00034, 2, 2, RW_RW);
	ram_add_node(EI_FLDONE, 0x00034, 1, 1, RW_RW);
	ram_add_node(EI_FRDONE, 0x00034, 0, 0, RW_RW);

	ram_add_node(DI_SPILLUSE, 0x00038, 3, 3, RW_RW);
	ram_add_node(DI_OUTTOMEM, 0x00038, 2, 2, RW_RW);
	ram_add_node(DI_FLDONE, 0x00038, 1, 1, RW_RW);
	ram_add_node(DI_FRDONE, 0x00038, 0, 0, RW_RW);

	ram_add_node(CT0CS_CTRSTA, 0x00100, 15, 15, RW_WO);
	ram_add_node(CT0CS_CTSEMA, 0x00100, 14, 12, RW_RO);
	ram_add_node(CT0CS_CTRTSD, 0x00100, 9, 8, RW_RO);
	ram_add_node(CT0CS_CTRUN, 0x00100, 5, 5, RW_RW);
	ram_add_node(CT0CS_CTSUBS, 0x00100, 4, 4, RW_RW);
	ram_add_node(CT0CS_CTERR, 0x00100, 3, 3, RW_RO);
	ram_add_node(CT0CS_CTMODE, 0x00100, 0, 0, RW_RO);

	ram_add_node(CT1CS_CTRSTA, 0x00104, 15, 15, RW_WO);
	ram_add_node(CT1CS_CTSEMA, 0x00104, 14, 12, RW_RO);
	ram_add_node(CT1CS_CTRTSD, 0x00104, 9, 8, RW_RO);
	ram_add_node(CT1CS_CTRUN, 0x00104, 5, 5, RW_RW);
	ram_add_node(CT1CS_CTSUBS, 0x00104, 4, 4, RW_RW);
	ram_add_node(CT1CS_CTERR, 0x00104, 3, 3, RW_RO);
	ram_add_node(CT1CS_CTMODE, 0x00104, 0, 0, RW_RO);

	ram_add_node(CT0EA_CTLEA, 0x00108, 31, 0, RW_RW);

	ram_add_node(CT1EA_CTLEA, 0x0010c, 31, 0, RW_RW);

	ram_add_node(CT0CA_CTLCA, 0x00110, 31, 0, RW_RW);

	ram_add_node(CT1CA_CTLCA, 0x00114, 31, 0, RW_RW);

	ram_add_node(CT00RA0_CTLRA, 0x00118, 31, 0, RW_RO);

	ram_add_node(CT01RA0_CTLRA, 0x0011c, 31, 0, RW_RO);

	ram_add_node(CT0LC_CTLLCM, 0x00120, 31, 16, RW_RW);
	ram_add_node(CT0LC_CTLSLCS, 0x00120, 15, 0, RW_RW);

	ram_add_node(CT1LC_CTLLCM, 0x00124, 31, 16, RW_RW);
	ram_add_node(CT1LC_CTLSLCS, 0x00124, 15, 0, RW_RW);

	ram_add_node(CT0PC_CTLPC, 0x00128, 31, 0, RW_RO);

	ram_add_node(CT1PC_CTLPC, 0x0012c, 31, 0, RW_RO);

	ram_add_node(BMOOM, 0x00130, 8, 8, RW_RO);
	ram_add_node(RMBUSY, 0x00130, 3, 3, RW_RO);
	ram_add_node(RMACTIVE, 0x00130, 2, 2, RW_RO);
	ram_add_node(BMBUSY, 0x00130, 1, 1, RW_RO);
	ram_add_node(BMACTIVE, 0x00130, 0, 0, RW_RO);

	ram_add_node(BMFCT, 0x00134, 7, 0, RW_RW);

	ram_add_node(RMFCT, 0x00138, 7, 0, RW_RW);

	ram_add_node(BMPCA, 0x00300, 31, 0, RW_RO);

	ram_add_node(BMPRS, 0x00304, 31, 0, RW_RO);

	ram_add_node(BMPOA, 0x00308, 31, 0, RW_RW);

	ram_add_node(BMPOS, 0x0030c, 31, 0, RW_RW);

	ram_add_node(CLIPDISA, 0x00310, 1, 1, RW_RW);
	ram_add_node(FWDDISA, 0x00310, 0, 0, RW_RW);

	ram_add_node(QPURSV7, 0x00410, 31, 28, RW_RW);
	ram_add_node(QPURSV6, 0x00410, 27, 24, RW_RW);
	ram_add_node(QPURSV5, 0x00410, 23, 20, RW_RW);
	ram_add_node(QPURSV4, 0x00410, 19, 16, RW_RW);
	ram_add_node(QPURSV3, 0x00410, 15, 12, RW_RW);
	ram_add_node(QPURSV2, 0x00410, 11, 8, RW_RW);
	ram_add_node(QPURSV1, 0x00410, 7, 4, RW_RW);
	ram_add_node(QPURSV0, 0x00410, 3, 0, RW_RW);

	ram_add_node(QPURSV15, 0x00414, 31, 28, RW_RW);
	ram_add_node(QPURSV14, 0x00414, 27, 24, RW_RW);
	ram_add_node(QPURSV13, 0x00414, 23, 20, RW_RW);
	ram_add_node(QPURSV12, 0x00414, 19, 16, RW_RW);
	ram_add_node(QPURSV11, 0x00414, 15, 12, RW_RW);
	ram_add_node(QPURSV10, 0x00414, 11, 8, RW_RW);
	ram_add_node(QPURSV9, 0x00414, 7, 4, RW_RW);
	ram_add_node(QPURSV8, 0x00414, 3, 0, RW_RW);

	ram_add_node(CSRBL, 0x00418, 3, 2, RW_RW);
	ram_add_node(VSRBL, 0x00418, 1, 0, RW_RW);

	ram_add_node(QPURQPC, 0x00430, 31, 0, RW_WO);

	ram_add_node(QPURQUA, 0x00434, 31, 0, RW_RW);

	ram_add_node(QPURQUL, 0x00438, 11, 0, RW_RW);

	ram_add_node(QPURQCC, 0x0043c, 23, 16, RW_RW);
	ram_add_node(QPURQCM, 0x0043c, 15, 8, RW_RW);
	ram_add_node(QPURQERR, 0x0043c, 7, 7, RW_RW);
	ram_add_node(QPURQL, 0x0043c, 5, 0, RW_RW);

	ram_add_node(VPATOEN, 0x00500, 13, 13, RW_RW);
	ram_add_node(VPALIMEN, 0x00500, 12, 12, RW_RW);
	ram_add_node(VPABATO, 0x00500, 11, 9, RW_RW);
	ram_add_node(VPARATO, 0x00500, 8, 6, RW_RW);
	ram_add_node(VPABALIM, 0x00500, 5, 3, RW_RW);
	ram_add_node(VPARALIM, 0x00500, 2, 0, RW_RW);

	ram_add_node(VPMURSV, 0x00504, 4, 0, RW_RW);

	ram_add_node(CTCLR15, 0x00670, 15, 15, RW_WO);
	ram_add_node(CTCLR14, 0x00670, 14, 14, RW_WO);
	ram_add_node(CTCLR13, 0x00670, 13, 13, RW_WO);
	ram_add_node(CTCLR12, 0x00670, 12, 12, RW_WO);
	ram_add_node(CTCLR11, 0x00670, 11, 11, RW_WO);
	ram_add_node(CTCLR10, 0x00670, 10, 10, RW_WO);
	ram_add_node(CTCLR9, 0x00670, 9, 9, RW_WO);
	ram_add_node(CTCLR8, 0x00670, 8, 8, RW_WO);
	ram_add_node(CTCLR7, 0x00670, 7, 7, RW_WO);
	ram_add_node(CTCLR6, 0x00670, 9, 9, RW_WO);
	ram_add_node(CTCLR5, 0x00670, 5, 5, RW_WO);
	ram_add_node(CTCLR4, 0x00670, 4, 4, RW_WO);
	ram_add_node(CTCLR3, 0x00670, 3, 3, RW_WO);
	ram_add_node(CTCLR2, 0x00670, 2, 2, RW_WO);
	ram_add_node(CTCLR1, 0x00670, 1, 1, RW_WO);
	ram_add_node(CTCLR0, 0x00670, 0, 0, RW_WO);

	ram_add_node(CTEN15, 0x00674, 15, 15, RW_RW);
	ram_add_node(CTEN14, 0x00674, 14, 14, RW_RW);
	ram_add_node(CTEN13, 0x00674, 13, 13, RW_RW);
	ram_add_node(CTEN12, 0x00674, 12, 12, RW_RW);
	ram_add_node(CTEN11, 0x00674, 11, 11, RW_RW);
	ram_add_node(CTEN10, 0x00674, 10, 10, RW_RW);
	ram_add_node(CTEN9, 0x00674, 9, 9, RW_RW);
	ram_add_node(CTEN8, 0x00674, 8, 8, RW_RW);
	ram_add_node(CTEN7, 0x00674, 7, 7, RW_RW);
	ram_add_node(CTEN6, 0x00674, 6, 6, RW_RW);
	ram_add_node(CTEN5, 0x00674, 5, 5, RW_RW);
	ram_add_node(CTEN4, 0x00674, 4, 4, RW_RW);
	ram_add_node(CTEN3, 0x00674, 3, 3, RW_RW);
	ram_add_node(CTEN2, 0x00674, 2, 2, RW_RW);
	ram_add_node(CTEN1, 0x00674, 1, 1, RW_RW);
	ram_add_node(CTEN0, 0x00674, 0, 0, RW_RW);

	ram_add_node(PCTR0, 0x00680, 31, 0, RW_RW);

	ram_add_node(PCTRS0, 0x00684, 4, 0, RW_RW);

	ram_add_node(PCTR1, 0x00688, 31, 0, RW_RW);

	ram_add_node(PCTRS1, 0x0068c, 4, 0, RW_RW);

	ram_add_node(PCTR2, 0x00690, 31, 0, RW_RW);

	ram_add_node(PCTRS2, 0x00694, 4, 0, RW_RW);

	ram_add_node(PCTR3, 0x00698, 31, 0, RW_RW);

	ram_add_node(PCTRS3, 0x0069c, 4, 0, RW_RW);

	ram_add_node(PCTR4, 0x006a0, 31, 0, RW_RW);

	ram_add_node(PCTRS4, 0x006a4, 4, 0, RW_RW);

	ram_add_node(PCTR5, 0x006a8, 31, 0, RW_RW);

	ram_add_node(PCTRS5, 0x006ac, 4, 0, RW_RW);

	ram_add_node(PCTR6, 0x006b0, 31, 0, RW_RW);

	ram_add_node(PCTRS6, 0x006b4, 4, 0, RW_RW);

	ram_add_node(PCTR7, 0x006b8, 31, 0, RW_RW);

	ram_add_node(PCTRS7, 0x006bc, 4, 0, RW_RW);

	ram_add_node(PCTR8, 0x006c0, 31, 0, RW_RW);

	ram_add_node(PCTRS8, 0x006c4, 4, 0, RW_RW);

	ram_add_node(PCTR9, 0x006c8, 31, 0, RW_RW);

	ram_add_node(PCTRS9, 0x006cc, 4, 0, RW_RW);

	ram_add_node(PCTR10, 0x006d0, 31, 0, RW_RW);

	ram_add_node(PCTRS10, 0x006d4, 4, 0, RW_RW);

	ram_add_node(PCTR11, 0x006d8, 31, 0, RW_RW);

	ram_add_node(PCTRS11, 0x006dc, 4, 0, RW_RW);

	ram_add_node(PCTR12, 0x006e0, 31, 0, RW_RW);

	ram_add_node(PCTRS12, 0x006e4, 4, 0, RW_RW);

	ram_add_node(PCTR13, 0x006e8, 31, 0, RW_RW);

	ram_add_node(PCTRS13, 0x006ec, 4, 0, RW_RW);

	ram_add_node(PCTR14, 0x006f0, 31, 0, RW_RW);

	ram_add_node(PCTRS14, 0x006f4, 4, 0, RW_RW);

	ram_add_node(PCTR15, 0x006f8, 31, 0, RW_RW);

	ram_add_node(PCTRS15, 0x006fc, 4, 0, RW_RW);

	ram_add_node(IPD2_FPDUSED, 0x00f00, 20, 20, RW_RO);
	ram_add_node(IPD2_VALID, 0x00f00, 19, 19, RW_RO);
	ram_add_node(MULIP2, 0x00f00, 18, 18, RW_RO);
	ram_add_node(MULIP1, 0x00f00, 17, 17, RW_RO);
	ram_add_node(MULIP0, 0x00f00, 16, 16, RW_RO);
	ram_add_node(VR1_B, 0x00f00, 2, 2, RW_RO);
	ram_add_node(VR1_A, 0x00f00, 1, 1, RW_RO);

	ram_add_node(EZREQ_FIFO_ORUN, 0x00f04, 17, 17, RW_RO);
	ram_add_node(EZVAL_FIFO_ORUN, 0x00f04, 15, 15, RW_RO);
	ram_add_node(DEPTHO_ORUN, 0x00f04, 14, 14, RW_RO);
	ram_add_node(DEPTHO_FIFO_ORUN, 0x00f04, 13, 13, RW_RO);
	ram_add_node(REFXY_FIFO_ORUN, 0x00f04, 12, 12, RW_RO);
	ram_add_node(ZCOEFF_FIFO_FULL, 0x00f04, 11, 11, RW_RO);
	ram_add_node(XYRELW_FIFO_ORUN, 0x00f04, 10, 10, RW_RO);
	ram_add_node(XYRELO_FIFO_ORUN, 0x00f04, 7, 7, RW_RO);
	ram_add_node(FIXZ_ORUN, 0x00f04, 6, 6, RW_RO);
	ram_add_node(XYFO_FIFO_ORUN, 0x00f04, 5, 5, RW_RO);
	ram_add_node(QBSZ_FIFO_ORUN, 0x00f04, 4, 4, RW_RO);
	ram_add_node(QBFR_FIFO_ORUN, 0x00f04, 3, 3, RW_RO);
	ram_add_node(XYRELZ_FIFO_FULL, 0x00f04, 2, 2, RW_RO);
	ram_add_node(WCOEFF_FIFO_FULL, 0x00f04, 1, 1, RW_RO);

	ram_add_node(XYFO_FIFO_OP_READY, 0x00f08, 28, 28, RW_RO);
	ram_add_node(QXYF_FIFO_OP_READY, 0x00f08, 27, 27, RW_RO);
	ram_add_node(RAST_BUSY, 0x00f08, 26, 26, RW_RO);
	ram_add_node(EZ_XY_READY, 0x00f08, 25, 25, RW_RO);
	ram_add_node(EZ_DATA_READY, 0x00f08, 23, 23, RW_RO);
	ram_add_node(ZRWPE_READY, 0x00f08, 7, 7, RW_RO);
	ram_add_node(ZRWPE_STALL, 0x00f08, 6, 6, RW_RO);
	ram_add_node(EDGES_CTRLID, 0x00f08, 5, 3, RW_RO);
	ram_add_node(EDGES_ISCTRL, 0x00f08, 2, 2, RW_RO);
	ram_add_node(EDGES_READY, 0x00f08, 1, 1, RW_RO);
	ram_add_node(EDGES_STALL, 0x00f08, 0, 0, RW_RO);

	ram_add_node(FIXZ_READY, 0x00f0c, 30, 30, RW_RO);
	ram_add_node(RECIPW_READY, 0x00f0c, 28, 28, RW_RO);
	ram_add_node(INTERPRW_READY, 0x00f0c, 27, 27, RW_RO);
	ram_add_node(INTERPZ_READY, 0x00f0c, 24, 24, RW_RO);
	ram_add_node(XYRELZ_FIFO_LAST, 0x00f0c, 23, 23, RW_RO);
	ram_add_node(XYRELZ_FIFO_READY, 0x00f0c, 22, 22, RW_RO);
	ram_add_node(XYNRM_LAST, 0x00f0c, 21, 21, RW_RO);
	ram_add_node(XYNRM_READY, 0x00f0c, 20, 20, RW_RO);
	ram_add_node(EZLIM_READY, 0x00f0c, 19, 19, RW_RO);
	ram_add_node(DEPTHO_READY, 0x00f0c, 18, 18, RW_RO);
	ram_add_node(RAST_LAST, 0x00f0c, 17, 17, RW_RO);
	ram_add_node(RAST_READY, 0x00f0c, 16, 16, RW_RO);
	ram_add_node(XYFO_FIFO_READY, 0x00f0c, 14, 14, RW_RO);
	ram_add_node(ZO_FIFO_READY, 0x00f0c, 13, 13, RW_RO);
	ram_add_node(XYRELO_FIFO_READY, 0x00f0c, 11, 11, RW_RO);
	ram_add_node(WCOEFF_FIFO_READY, 0x00f0c, 7, 7, RW_RO);
	ram_add_node(XYRELW_FIFO_READY, 0x00f0c, 6, 6, RW_RO);
	ram_add_node(ZCOEFF_FIFO_READY, 0x00f0c, 5, 5, RW_RO);
	ram_add_node(REFXY_FIFO_READY, 0x00f0c, 4, 4, RW_RO);
	ram_add_node(DEPTHO_FIFO_READY, 0x00f0c, 3, 3, RW_RO);
	ram_add_node(EZVAL_FIFO_READY, 0x00f0c, 2, 2, RW_RO);
	ram_add_node(EZREQ_FIFO_READY, 0x00f0c, 1, 1, RW_RO);
	ram_add_node(QXYF_FIFO_READY, 0x00f0c, 0, 0, RW_RO);

	ram_add_node(ZO_FIFO_IP_STALL, 0x00f10, 28, 28, RW_RO);
	ram_add_node(RECIPW_IP_STALL, 0x00f10, 25, 25, RW_RO);
	ram_add_node(INTERPW_IP_STALL, 0x00f10, 22, 22, RW_RO);
	ram_add_node(XYRELZ_FIFO_IP_STALL, 0x00f10, 18, 18, RW_RO);
	ram_add_node(INTERPZ_IP_STALL, 0x00f10, 17, 17, RW_RO);
	ram_add_node(DEPTHO_FIFO_IP_STALL, 0x00f10, 16, 16, RW_RO);
	ram_add_node(EZLIM_IP_STALL, 0x00f10, 15, 15, RW_RO);
	ram_add_node(XYNRM_IP_STALL, 0x00f10, 14, 14, RW_RO);
	ram_add_node(EZREQ_FIFO_OP_VALID, 0x00f10, 13, 13, RW_RO);
	ram_add_node(QXYF_FIFO_OP_VALID, 0x00f10, 12, 12, RW_RO);
	ram_add_node(QXYF_FIFO_OP_LAST, 0x00f10, 11, 11, RW_RO);
	ram_add_node(QXYF_FIFO_OP1_DUMMY, 0x00f10, 10, 10, RW_RO);
	ram_add_node(QXYF_FIFO_OP1_LAST, 0x00f10, 9, 9, RW_RO);
	ram_add_node(QXYF_FIFO_OP1_VALID, 0x00f10, 8, 8, RW_RO);
	ram_add_node(EZTEST_ANYQVALID, 0x00f10, 7, 7, RW_RO);
	ram_add_node(EZTEST_ANYQF, 0x00f10, 6, 6, RW_RO);
	ram_add_node(EZTEST_QREADY, 0x00f10, 5, 5, RW_RO);
	ram_add_node(EZTEST_VLF_OKNOVALID, 0x00f10, 4, 4, RW_RO);
	ram_add_node(EZTEST_STALL, 0x00f10, 3, 3, RW_RO);
	ram_add_node(EZTEST_IP_VLFSTALL, 0x00f10, 2, 2, RW_RO);
	ram_add_node(EZTEST_IP_PRSTALL, 0x00f10, 1, 1, RW_RO);
	ram_add_node(EZTEST_IP_QSTALL, 0x00f10, 0, 0, RW_RO);

	ram_add_node(L2CARE, 0x00f20, 15, 15, RW_RO);
	ram_add_node(VCMBE, 0x00f20, 14, 14, RW_RO);
	ram_add_node(VCMRE, 0x00f20, 13, 13, RW_RO);
	ram_add_node(VCDI, 0x00f20, 12, 12, RW_RO);
	ram_add_node(VCDE, 0x00f20, 11, 11, RW_RO);
	ram_add_node(VDWE, 0x00f20, 10, 10, RW_RO);
	ram_add_node(VPMEAS, 0x00f20, 9, 9, RW_RO);
	ram_add_node(VPMEFNA, 0x00f20, 8, 8, RW_RO);
	ram_add_node(VPMEWNA, 0x00f20, 7, 7, RW_RO);
	ram_add_node(VPMERNA, 0x00f20, 6, 6, RW_RO);
	ram_add_node(VPMERR, 0x00f20, 5, 5, RW_RO);
	ram_add_node(VPMEWR, 0x00f20, 4, 4, RW_RO);
	ram_add_node(VPAERRGL, 0x00f20, 3, 3, RW_RO);
	ram_add_node(VPAEBRGL, 0x00f20, 2, 2, RW_RO);
	ram_add_node(VPAERGS, 0x00f20, 1, 1, RW_RO);
	ram_add_node(VPAEABB, 0x00f20, 0, 0, RW_RO);
}

uint32_t v3d_read(uint32_t *p, v3d_field_name_t fname)
{
	if ((fname < 0) || (fname >= V3D_NFNAME)) {
		fprintf(stderr, "%s:%d: error: field name out of range: %d\n", __FILE__, __LINE__, fname);
		exit(EXIT_FAILURE);
	} else if (v3d_reg_addr_map[fname].rw == RW_WO) {
		fprintf(stderr, "%s:%d: error: write only register: %s\n", __FILE__, __LINE__, v3d_reg_addr_map[fname].name);
		exit(EXIT_FAILURE);
	}

	return (p[v3d_reg_addr_map[fname].offset] & v3d_reg_addr_map[fname].mask) >> v3d_reg_addr_map[fname].sr;
}

void v3d_write(uint32_t *p, v3d_field_name_t fname, uint32_t value)
{
	if ((fname < 0) || (fname >= V3D_NFNAME)) {
		fprintf(stderr, "%s:%d: error: field name out of range: %d\n", __FILE__, __LINE__, fname);
		exit(EXIT_FAILURE);
	} else if (v3d_reg_addr_map[fname].rw == RW_RO) {
		fprintf(stderr, "%s:%d: error: read only register: %s\n", __FILE__, __LINE__, v3d_reg_addr_map[fname].name);
		exit(EXIT_FAILURE);
	} else if (value > (v3d_reg_addr_map[fname].mask >> v3d_reg_addr_map[fname].sr)) {
		fprintf(stderr, "%s:%d: error: too big value for the register %s: %"PRIu32"\n", __FILE__, __LINE__, v3d_reg_addr_map[fname].name, value);
		exit(EXIT_FAILURE);
	}

	p[v3d_reg_addr_map[fname].offset] = (p[v3d_reg_addr_map[fname].offset] & (~v3d_reg_addr_map[fname].mask)) | (value << v3d_reg_addr_map[fname].sr);
}
