Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 10 12:42:36 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: deb_btn_down/btn_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: deb_btn_up/btn_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift/frequency_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift/frequency_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: level_shift/prev_down_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: level_shift/prev_up_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: runner/prescaler_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: runner/prescaler_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: runner/prescaler_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: runner/prescaler_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.208        0.000                      0                  176        0.094        0.000                      0                  176        3.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.208        0.000                      0                  176        0.094        0.000                      0                  176        3.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.580ns (18.518%)  route 2.552ns (81.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.176     8.558    deb_btn_up/counter_reset
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[20]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.580ns (18.518%)  route 2.552ns (81.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.176     8.558    deb_btn_up/counter_reset
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[21]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[21]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.580ns (18.518%)  route 2.552ns (81.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.176     8.558    deb_btn_up/counter_reset
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[22]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[22]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.580ns (18.518%)  route 2.552ns (81.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.176     8.558    deb_btn_up/counter_reset
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  deb_btn_up/delay_reg[23]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[23]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  4.208    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_btn_down/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.196%)  route 2.458ns (74.804%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.741     5.409    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  deb_btn_down/delay_reg[5]/Q
                         net (fo=2, routed)           0.815     6.681    deb_btn_down/delay_reg[5]
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.805 f  deb_btn_down/delay[0]_i_7__0/O
                         net (fo=2, routed)           0.813     7.618    deb_btn_down/delay[0]_i_7__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  deb_btn_down/delay[0]_i_4__0/O
                         net (fo=1, routed)           0.162     7.903    deb_btn_down/delay[0]_i_4__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.027 r  deb_btn_down/delay[0]_i_2__0/O
                         net (fo=24, routed)          0.668     8.696    deb_btn_down/delay[0]_i_2__0_n_0
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.580    12.972    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[0]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    deb_btn_down/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_btn_down/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.196%)  route 2.458ns (74.804%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.741     5.409    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  deb_btn_down/delay_reg[5]/Q
                         net (fo=2, routed)           0.815     6.681    deb_btn_down/delay_reg[5]
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.805 f  deb_btn_down/delay[0]_i_7__0/O
                         net (fo=2, routed)           0.813     7.618    deb_btn_down/delay[0]_i_7__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  deb_btn_down/delay[0]_i_4__0/O
                         net (fo=1, routed)           0.162     7.903    deb_btn_down/delay[0]_i_4__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.027 r  deb_btn_down/delay[0]_i_2__0/O
                         net (fo=24, routed)          0.668     8.696    deb_btn_down/delay[0]_i_2__0_n_0
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.580    12.972    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[1]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    deb_btn_down/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_btn_down/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.196%)  route 2.458ns (74.804%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.741     5.409    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  deb_btn_down/delay_reg[5]/Q
                         net (fo=2, routed)           0.815     6.681    deb_btn_down/delay_reg[5]
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.805 f  deb_btn_down/delay[0]_i_7__0/O
                         net (fo=2, routed)           0.813     7.618    deb_btn_down/delay[0]_i_7__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  deb_btn_down/delay[0]_i_4__0/O
                         net (fo=1, routed)           0.162     7.903    deb_btn_down/delay[0]_i_4__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.027 r  deb_btn_down/delay[0]_i_2__0/O
                         net (fo=24, routed)          0.668     8.696    deb_btn_down/delay[0]_i_2__0_n_0
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.580    12.972    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[2]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    deb_btn_down/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 deb_btn_down/delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.196%)  route 2.458ns (74.804%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.741     5.409    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  deb_btn_down/delay_reg[5]/Q
                         net (fo=2, routed)           0.815     6.681    deb_btn_down/delay_reg[5]
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.805 f  deb_btn_down/delay[0]_i_7__0/O
                         net (fo=2, routed)           0.813     7.618    deb_btn_down/delay[0]_i_7__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.742 r  deb_btn_down/delay[0]_i_4__0/O
                         net (fo=1, routed)           0.162     7.903    deb_btn_down/delay[0]_i_4__0_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.027 r  deb_btn_down/delay[0]_i_2__0/O
                         net (fo=24, routed)          0.668     8.696    deb_btn_down/delay[0]_i_2__0_n_0
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.580    12.972    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.008    deb_btn_down/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.396%)  route 2.410ns (80.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.035     8.417    deb_btn_up/counter_reset
    SLICE_X40Y55         FDRE                                         r  deb_btn_up/delay_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  deb_btn_up/delay_reg[16]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[16]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 deb_btn_up/btn_debounced_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_up/delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.396%)  route 2.410ns (80.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.758     5.426    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  deb_btn_up/btn_debounced_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  deb_btn_up/btn_debounced_reg[0]/Q
                         net (fo=3, routed)           1.376     7.258    deb_btn_up/btn_debounced_reg_n_0_[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     7.382 r  deb_btn_up/delay[0]_i_1/O
                         net (fo=24, routed)          1.035     8.417    deb_btn_up/counter_reset
    SLICE_X40Y55         FDRE                                         r  deb_btn_up/delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.563    12.954    deb_btn_up/clock_125M_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  deb_btn_up/delay_reg[17]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    12.767    deb_btn_up/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  4.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 deb_btn_down/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.507    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_btn_down/delay_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    deb_btn_down/delay_reg_n_0_[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  deb_btn_down/delay_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    deb_btn_down/delay_reg[0]_i_3__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  deb_btn_down/delay_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.971    deb_btn_down/delay_reg[4]_i_1__0_n_7
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.018    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[4]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    deb_btn_down/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 runner/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runner/prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.505    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  runner/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  runner/prescaler_reg[11]/Q
                         net (fo=1, routed)           0.108     1.754    runner/prescaler_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  runner/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    runner/prescaler_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  runner/prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    runner/prescaler_reg[12]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     2.016    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[12]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    runner/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 deb_btn_down/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.507    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_btn_down/delay_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    deb_btn_down/delay_reg_n_0_[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  deb_btn_down/delay_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    deb_btn_down/delay_reg[0]_i_3__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  deb_btn_down/delay_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.982    deb_btn_down/delay_reg[4]_i_1__0_n_5
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.018    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[6]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    deb_btn_down/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 runner/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runner/prescaler_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.505    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  runner/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  runner/prescaler_reg[11]/Q
                         net (fo=1, routed)           0.108     1.754    runner/prescaler_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  runner/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    runner/prescaler_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.980 r  runner/prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    runner/prescaler_reg[12]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     2.016    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[14]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    runner/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 deb_btn_down/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.507    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_btn_down/delay_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    deb_btn_down/delay_reg_n_0_[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  deb_btn_down/delay_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    deb_btn_down/delay_reg[0]_i_3__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  deb_btn_down/delay_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.007    deb_btn_down/delay_reg[4]_i_1__0_n_6
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.018    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[5]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    deb_btn_down/delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 deb_btn_down/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.507    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_btn_down/delay_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    deb_btn_down/delay_reg_n_0_[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  deb_btn_down/delay_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    deb_btn_down/delay_reg[0]_i_3__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  deb_btn_down/delay_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.007    deb_btn_down/delay_reg[4]_i_1__0_n_4
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.018    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  deb_btn_down/delay_reg[7]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    deb_btn_down/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 runner/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runner/prescaler_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.505    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  runner/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  runner/prescaler_reg[11]/Q
                         net (fo=1, routed)           0.108     1.754    runner/prescaler_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  runner/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    runner/prescaler_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  runner/prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    runner/prescaler_reg[12]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     2.016    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[13]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    runner/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 runner/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runner/prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.505    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  runner/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  runner/prescaler_reg[11]/Q
                         net (fo=1, routed)           0.108     1.754    runner/prescaler_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  runner/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    runner/prescaler_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  runner/prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    runner/prescaler_reg[12]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     2.016    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  runner/prescaler_reg[15]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    runner/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 deb_btn_down/delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb_btn_down/delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.507    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  deb_btn_down/delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb_btn_down/delay_reg[3]/Q
                         net (fo=1, routed)           0.108     1.756    deb_btn_down/delay_reg_n_0_[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  deb_btn_down/delay_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    deb_btn_down/delay_reg[0]_i_3__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  deb_btn_down/delay_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    deb_btn_down/delay_reg[4]_i_1__0_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  deb_btn_down/delay_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.010    deb_btn_down/delay_reg[8]_i_1__0_n_7
    SLICE_X41Y51         FDRE                                         r  deb_btn_down/delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.859     2.018    deb_btn_down/clock_125M_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  deb_btn_down/delay_reg[8]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.876    deb_btn_down/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 runner/prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            runner/prescaler_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.505    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  runner/prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  runner/prescaler_reg[11]/Q
                         net (fo=1, routed)           0.108     1.754    runner/prescaler_reg_n_0_[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  runner/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.915    runner/prescaler_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  runner/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    runner/prescaler_reg[12]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.008 r  runner/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    runner/prescaler_reg[16]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  runner/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     2.016    runner/clock_125M_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  runner/prescaler_reg[16]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.874    runner/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_125M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_125M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    deb_btn_down/btn_debounced_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    deb_btn_down/btn_debounced_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    deb_btn_down/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y49    deb_btn_down/delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    deb_btn_down/delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y51    deb_btn_down/delay_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    deb_btn_down/delay_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    deb_btn_down/delay_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    deb_btn_down/delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    deb_btn_down/btn_debounced_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    deb_btn_down/btn_debounced_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    deb_btn_down/btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    deb_btn_down/delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    deb_btn_down/delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    deb_btn_down/delay_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    deb_btn_down/btn_debounced_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    deb_btn_down/btn_debounced_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    deb_btn_down/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y49    deb_btn_down/delay_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    deb_btn_down/delay_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y51    deb_btn_down/delay_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    deb_btn_down/delay_reg[15]/C



