{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574979717314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979717315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:21:57 2019 " "Processing started: Thu Nov 28 19:21:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979717315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574979717315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574979717315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574979717763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsDecoder-arch " "Found design unit 1: SegmentsDecoder-arch" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718129 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsDecoder " "Found entity 1: SegmentsDecoder" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsvisualizer/segmentsvisualizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsvisualizer/segmentsvisualizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsVisualizer-arch " "Found design unit 1: SegmentsVisualizer-arch" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718133 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsVisualizer " "Found entity 1: SegmentsVisualizer" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch " "Found design unit 1: somador-arch" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718138 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder-arch " "Found design unit 1: remainder-arch" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718141 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder " "Found entity 1: remainder" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch " "Found design unit 1: contador-arch" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718144 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718144 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Mux/mux.vhd " "Entity \"mux\" obtained from \"../Mux/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1574979718148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718148 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/maquina de estados/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/maquina de estados/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arch " "Found design unit 1: FSM-arch" {  } { { "../Maquina de estados/FSM.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Maquina de estados/FSM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718151 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Maquina de estados/FSM.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Maquina de estados/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/trabalho/trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/trabalho/trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho-arch " "Found design unit 1: trabalho-arch" {  } { { "../Trabalho/trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718154 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "../Trabalho/trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronometro-arch " "Found design unit 1: Cronometro-arch" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cronometro " "Elaborating entity \"Cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574979718209 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "one Cronometro.vhd(112) " "VHDL Variable Declaration warning at Cronometro.vhd(112): used initial value expression for variable \"one\" because variable was never assigned a value" {  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 112 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718210 "|Cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trabalho trabalho:instancia_datapath " "Elaborating entity \"trabalho\" for hierarchy \"trabalho:instancia_datapath\"" {  } { { "Cronometro.vhd" "instancia_datapath" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux trabalho:instancia_datapath\|mux:instancia_mux " "Elaborating entity \"mux\" for hierarchy \"trabalho:instancia_datapath\|mux:instancia_mux\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_mux" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador trabalho:instancia_datapath\|contador:instancia_contador " "Elaborating entity \"contador\" for hierarchy \"trabalho:instancia_datapath\|contador:instancia_contador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_contador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder trabalho:instancia_datapath\|remainder:instancia_remainder " "Elaborating entity \"remainder\" for hierarchy \"trabalho:instancia_datapath\|remainder:instancia_remainder\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_remainder" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718237 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y remainder.vhd(13) " "VHDL Signal Declaration warning at remainder.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718238 "|Cronometro|trabalho:instancia_datapath|remainder:instancia_remainder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador trabalho:instancia_datapath\|Comparador:instancia_comparador " "Elaborating entity \"Comparador\" for hierarchy \"trabalho:instancia_datapath\|Comparador:instancia_comparador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_comparador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718240 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y Comparador.vhd(13) " "VHDL Signal Declaration warning at Comparador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718241 "|Cronometro|trabalho:instancia_datapath|Comparador:instancia_comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador trabalho:instancia_datapath\|somador:instancia_incrementador " "Elaborating entity \"somador\" for hierarchy \"trabalho:instancia_datapath\|somador:instancia_incrementador\"" {  } { { "../Trabalho/trabalho.vhd" "instancia_incrementador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718243 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y somador.vhd(13) " "VHDL Signal Declaration warning at somador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718244 "|Cronometro|trabalho:instancia_datapath|somador:instancia_incrementador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:instancia_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:instancia_FSM\"" {  } { { "Cronometro.vhd" "instancia_FSM" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentsVisualizer SegmentsVisualizer:instancia_SegmentsVisualizer " "Elaborating entity \"SegmentsVisualizer\" for hierarchy \"SegmentsVisualizer:instancia_SegmentsVisualizer\"" {  } { { "Cronometro.vhd" "instancia_SegmentsVisualizer" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718257 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_dez SegmentsVisualizer.vhd(28) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(28): used explicit default value for signal \"Num_dez\" because signal was never assigned a value" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718258 "|Cronometro|SegmentsVisualizer:instancia_SegmentsVisualizer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_sessenta SegmentsVisualizer.vhd(29) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(29): used explicit default value for signal \"Num_sessenta\" because signal was never assigned a value" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574979718258 "|Cronometro|SegmentsVisualizer:instancia_SegmentsVisualizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentsDecoder SegmentsVisualizer:instancia_SegmentsVisualizer\|SegmentsDecoder:instancia_led0 " "Elaborating entity \"SegmentsDecoder\" for hierarchy \"SegmentsVisualizer:instancia_SegmentsVisualizer\|SegmentsDecoder:instancia_led0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "instancia_led0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718260 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod1" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div1" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Mod2\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Mod2" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentsVisualizer:instancia_SegmentsVisualizer\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentsVisualizer:instancia_SegmentsVisualizer\|Div2\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "Div2" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trabalho:instancia_datapath\|remainder:instancia_remainder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trabalho:instancia_datapath\|remainder:instancia_remainder\|Mod0\"" {  } { { "../Remainder/remainder.vhd" "Mod0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718721 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574979718721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979718772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979718772 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574979718772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979718979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979718979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979719044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979719044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979719053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719053 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574979719053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979719067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719067 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574979719067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574979719131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574979719131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0\"" {  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979719145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0 " "Instantiated megafunction \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574979719145 ""}  } { { "../SegmentsVisualizer/SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574979719145 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Mod2\|lpm_divide_68m:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""} { "Info" "ISCL_SCL_CELL_NAME" "SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"SegmentsVisualizer:instancia_SegmentsVisualizer\|lpm_divide:Div2\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/db/alt_u_div_s5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722051 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1574979722051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574979722280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574979722280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2454 " "Implemented 2454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574979722398 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574979722398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2391 " "Implemented 2391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574979722398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574979722398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979722427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:02 2019 " "Processing ended: Thu Nov 28 19:22:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979722427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979722427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979722427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574979722427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574979723568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979723569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:22:03 2019 " "Processing started: Thu Nov 28 19:22:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979723569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574979723569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574979723569 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574979723692 ""}
{ "Info" "0" "" "Project  = Cronometro" {  } {  } 0 0 "Project  = Cronometro" 0 0 "Fitter" 0 0 1574979723692 ""}
{ "Info" "0" "" "Revision = Cronometro" {  } {  } 0 0 "Revision = Cronometro" 0 0 "Fitter" 0 0 1574979723692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574979723830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cronometro EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Cronometro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574979723849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574979723869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574979723869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574979723947 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574979723954 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574979724359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574979724359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574979724359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 5141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574979724363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 5142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574979724363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 5143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574979724363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574979724363 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 63 " "No exact pin location assignment(s) for 4 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDSIXTY4 " "Pin LEDSIXTY4 not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDSIXTY4 } } } { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 27 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDSIXTY4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574979724470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDSIXTY5 " "Pin LEDSIXTY5 not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDSIXTY5 } } } { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 28 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDSIXTY5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574979724470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDSIXTY6 " "Pin LEDSIXTY6 not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDSIXTY6 } } } { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 29 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDSIXTY6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574979724470 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDSIXTY7 " "Pin LEDSIXTY7 not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDSIXTY7 } } } { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 30 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDSIXTY7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574979724470 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1574979724470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cronometro.sdc " "Synopsys Design Constraints File file not found: 'Cronometro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574979724658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574979724659 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574979724672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574979724754 ""}  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 17 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574979724754 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "realClock  " "Automatically promoted node realClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574979724754 ""}  } { { "Cronometro.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/Cronometro.vhd" 96 -1 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { realClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574979724754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574979724912 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574979724913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574979724913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574979724914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574979724915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574979724916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574979724916 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574979724917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574979724917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574979724918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574979724918 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574979724923 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574979724923 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574979724923 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 44 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 11 48 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 51 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 43 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574979724925 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574979724925 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574979724925 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574979724952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574979725633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574979726065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574979726078 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574979727906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574979727906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574979728097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574979729320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574979729320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574979729979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574979729981 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574979729981 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.00 " "Total time spent on timing analysis during the Fitter is 1.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574979730013 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574979730017 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[0\] 0 " "Pin \"LED0_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[1\] 0 " "Pin \"LED0_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[2\] 0 " "Pin \"LED0_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[3\] 0 " "Pin \"LED0_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[4\] 0 " "Pin \"LED0_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[5\] 0 " "Pin \"LED0_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[6\] 0 " "Pin \"LED0_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[0\] 0 " "Pin \"LED1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[1\] 0 " "Pin \"LED1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[2\] 0 " "Pin \"LED1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[3\] 0 " "Pin \"LED1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[4\] 0 " "Pin \"LED1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[5\] 0 " "Pin \"LED1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[6\] 0 " "Pin \"LED1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[0\] 0 " "Pin \"LED2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[1\] 0 " "Pin \"LED2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[2\] 0 " "Pin \"LED2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[3\] 0 " "Pin \"LED2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[4\] 0 " "Pin \"LED2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[5\] 0 " "Pin \"LED2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[6\] 0 " "Pin \"LED2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[0\] 0 " "Pin \"LED3_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[1\] 0 " "Pin \"LED3_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[2\] 0 " "Pin \"LED3_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[3\] 0 " "Pin \"LED3_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[4\] 0 " "Pin \"LED3_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[5\] 0 " "Pin \"LED3_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[6\] 0 " "Pin \"LED3_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estado1 0 " "Pin \"Estado1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estado2 0 " "Pin \"Estado2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estado3 0 " "Pin \"Estado3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estado4 0 " "Pin \"Estado4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Estado5 0 " "Pin \"Estado5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY0 0 " "Pin \"LEDSIXTY0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY1 0 " "Pin \"LEDSIXTY1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY2 0 " "Pin \"LEDSIXTY2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY3 0 " "Pin \"LEDSIXTY3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY4 0 " "Pin \"LEDSIXTY4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY5 0 " "Pin \"LEDSIXTY5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY6 0 " "Pin \"LEDSIXTY6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDSIXTY7 0 " "Pin \"LEDSIXTY7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574979730061 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1574979730061 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574979730185 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574979730259 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574979730422 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574979730727 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574979730847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/output_files/Cronometro.fit.smsg " "Generated suppressed messages file D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/output_files/Cronometro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574979731035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5338 " "Peak virtual memory: 5338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979731390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:11 2019 " "Processing ended: Thu Nov 28 19:22:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979731390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979731390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979731390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574979731390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574979732276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979732277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:22:12 2019 " "Processing started: Thu Nov 28 19:22:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979732277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574979732277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574979732277 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574979733464 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574979733505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979733938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:13 2019 " "Processing ended: Thu Nov 28 19:22:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979733938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979733938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979733938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574979733938 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574979734512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574979735088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:22:14 2019 " "Processing started: Thu Nov 28 19:22:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979735089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574979735089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cronometro -c Cronometro " "Command: quartus_sta Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574979735089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574979735222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574979735380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574979735407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574979735407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cronometro.sdc " "Synopsys Design Constraints File file not found: 'Cronometro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574979735549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574979735549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name realClock realClock " "create_clock -period 1.000 -name realClock realClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735556 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735556 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735556 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574979735562 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574979735573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574979735583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.974 " "Worst-case setup slack is -37.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.974      -116.423 realClock  " "  -37.974      -116.423 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.014       -82.543 CLOCK  " "   -3.014       -82.543 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 realClock  " "    0.391         0.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521         0.000 CLOCK  " "    0.521         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.766 " "Worst-case recovery slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766       -17.930 realClock  " "   -0.766       -17.930 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060         0.000 realClock  " "    1.060         0.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLOCK  " "   -1.380       -30.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 realClock  " "   -0.500       -37.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735601 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574979735708 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574979735709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574979735749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.419 " "Worst-case setup slack is -16.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.419       -37.338 realClock  " "  -16.419       -37.338 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878       -22.128 CLOCK  " "   -0.878       -22.128 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 realClock  " "    0.215         0.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 CLOCK  " "    0.238         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.065 " "Worst-case recovery slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 realClock  " "    0.065         0.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597         0.000 realClock  " "    0.597         0.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLOCK  " "   -1.380       -30.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -37.000 realClock  " "   -0.500       -37.000 realClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574979735775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574979735775 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574979735883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574979736309 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574979736309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979736413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:16 2019 " "Processing ended: Thu Nov 28 19:22:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979736413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979736413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979736413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574979736413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574979737341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979737342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:22:17 2019 " "Processing started: Thu Nov 28 19:22:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979737342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574979737342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574979737342 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Cronometro.vho\", \"Cronometro_fast.vho Cronometro_vhd.sdo Cronometro_vhd_fast.sdo D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/simulation/modelsim/ simulation " "Generated files \"Cronometro.vho\", \"Cronometro_fast.vho\", \"Cronometro_vhd.sdo\" and \"Cronometro_vhd_fast.sdo\" in directory \"D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Cronometro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1574979738447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979738501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:18 2019 " "Processing ended: Thu Nov 28 19:22:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979738501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979738501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979738501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574979738501 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574979739083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574979743927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574979743927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:22:23 2019 " "Processing started: Thu Nov 28 19:22:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574979743927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574979743927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Cronometro -c Cronometro --netlist_type=sgate " "Command: quartus_rpp Cronometro -c Cronometro --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574979743928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4425 " "Peak virtual memory: 4425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574979744017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 19:22:24 2019 " "Processing ended: Thu Nov 28 19:22:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574979744017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574979744017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574979744017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574979744017 ""}
