# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE4304L_Lab1_VHDL.srcs/sources_1/new/mux2x1.vhd" \
"../../../../ECE4304L_Lab1_VHDL.srcs/sources_1/new/muxNx1.vhd" \
"../../../../ECE4304L_Lab1_VHDL.srcs/sim_1/new/muxNx1_TB.vhd" \

# Do not sort compile order
nosort
