@W: MT529 :"c:\cloud\dev\verilog\tok\ram.v":17:4:17:9|Found inferred clock top|clk_inferred_clock which controls 389 sequential elements including tok.ram.dout[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
