$date
	Thu Nov 19 20:18:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_test $end
$var wire 1 ! outp $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ rst $end
$var reg 16 % sequence [15:0] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ rst $end
$var reg 1 ! outp $end
$var reg 2 ' state [1:0] $end
$upscope $end
$scope task test2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
b101011101110010 %
1$
x#
0"
0!
$end
#5
0#
b0 &
0$
#7
1"
#9
1#
b1 &
0"
#11
b1 '
1"
#13
0#
b10 &
0"
#15
b10 '
1"
#17
b11 &
0"
#19
b0 '
1"
#21
1#
b100 &
0"
#23
b1 '
1"
#25
b101 &
0"
#27
1"
#29
b110 &
0"
#31
1"
#33
0#
b111 &
0"
#35
b10 '
1"
#37
1#
b1000 &
0"
#39
b11 '
1"
#41
b1001 &
0"
#43
1!
b1 '
1"
#45
b1010 &
0"
#47
0!
1"
#49
0#
b1011 &
0"
#51
b10 '
1"
#53
1#
b1100 &
0"
#55
b11 '
1"
#57
0#
b1101 &
0"
#59
b10 '
1"
#61
1#
b1110 &
0"
#63
b11 '
1"
#65
0#
b1111 &
0"
#67
b10 '
1"
#69
b0 &
0"
#71
b0 '
1"
#73
1#
b1 &
0"
#75
b1 '
1"
#77
b10 &
0"
#79
1"
#81
b11 &
0"
#83
1"
#85
b100 &
0"
#87
1"
#89
b101 &
0"
#91
1"
#93
b110 &
0"
#95
1"
#97
0#
b111 &
0"
#99
b10 '
1"
#101
1#
b1000 &
0"
#103
b11 '
1"
#105
b1001 &
0"
#107
1!
b1 '
1"
#109
0#
b1010 &
0"
#111
0!
b10 '
1"
#113
1#
b1011 &
0"
#115
b11 '
1"
#117
b1100 &
0"
#119
1!
b1 '
1"
#121
0#
b1101 &
0"
#123
0!
b10 '
1"
#125
1#
b1110 &
0"
#127
b11 '
1"
#129
0#
b1111 &
0"
#131
b10 '
1"
#133
b10000 &
0"
