git clone --depth 1 --no-tags https://github.com/lemberski/lemberski.git f:/verilog_sva_gh_scraper/data/full_repos/247138880
git clone --depth 1 --no-tags https://github.com/tosuzu1/EE361-HW6-legv8_single.git f:/verilog_sva_gh_scraper/data/full_repos/243084253
git clone --depth 1 --no-tags https://github.com/Knight7788/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/243747553
git clone --depth 1 --no-tags https://github.com/fernok/COSE222.git f:/verilog_sva_gh_scraper/data/full_repos/239226465
git clone --depth 1 --no-tags https://github.com/PauloDGL/Practice-1.git f:/verilog_sva_gh_scraper/data/full_repos/240610994
git clone --depth 1 --no-tags https://github.com/PauloDGL/Practice-3.git f:/verilog_sva_gh_scraper/data/full_repos/240610331
git clone --depth 1 --no-tags https://github.com/Amanwarlock/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/242280795
git clone --depth 1 --no-tags https://github.com/DarkWayC0de/Diseno-de-procesadores-Proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/241596441
git clone --depth 1 --no-tags https://github.com/priyam4197/Sequential-multiplier-16x9.git f:/verilog_sva_gh_scraper/data/full_repos/241426884
git clone --depth 1 --no-tags https://github.com/asanaullah/Verified_Open_IPs.git f:/verilog_sva_gh_scraper/data/full_repos/239322128
git clone --depth 1 --no-tags https://github.com/ErikFanderson/ee241b_project.git f:/verilog_sva_gh_scraper/data/full_repos/243109716
git clone --depth 1 --no-tags https://github.com/FreshJesh5/362_SCP.git f:/verilog_sva_gh_scraper/data/full_repos/243404561
git clone --depth 1 --no-tags https://github.com/nikossoultanis/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/245669997
git clone --depth 1 --no-tags https://github.com/hobby1234/InhalingFoodGame.git f:/verilog_sva_gh_scraper/data/full_repos/246390204
git clone --depth 1 --no-tags https://github.com/VysotskayaVictory/RFID.git f:/verilog_sva_gh_scraper/data/full_repos/246349625
git clone --depth 1 --no-tags https://github.com/jayshanker2000/VLSI-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/246811050
git clone --depth 1 --no-tags https://github.com/labscript-suite-oldfinal1/opalkellyxem3001.git f:/verilog_sva_gh_scraper/data/full_repos/246752333
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Integer_Data_Path.git f:/verilog_sva_gh_scraper/data/full_repos/239045041
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Memory_and_Display_Controllers.git f:/verilog_sva_gh_scraper/data/full_repos/239044690
git clone --depth 1 --no-tags https://github.com/MuhammadYasir0072/DSD_Spring2020.git f:/verilog_sva_gh_scraper/data/full_repos/239133307
git clone --depth 1 --no-tags https://github.com/callumf1345/verus.git f:/verilog_sva_gh_scraper/data/full_repos/239372572
git clone --depth 1 --no-tags https://github.com/glee25/ee260_2020_spring_materials_week_03_repo.git f:/verilog_sva_gh_scraper/data/full_repos/239396736
git clone --depth 1 --no-tags https://github.com/mounikadodla/python_wiringpi.git f:/verilog_sva_gh_scraper/data/full_repos/243229854
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-rootsquare_32bits.git f:/verilog_sva_gh_scraper/data/full_repos/243513926
git clone --depth 1 --no-tags https://github.com/jzhou1011/BombMan.git f:/verilog_sva_gh_scraper/data/full_repos/243378059
git clone --depth 1 --no-tags https://github.com/kennywj/python.git f:/verilog_sva_gh_scraper/data/full_repos/243398865
git clone --depth 1 --no-tags https://github.com/yxd97/Scanchain.git f:/verilog_sva_gh_scraper/data/full_repos/241246948
git clone --depth 1 --no-tags https://github.com/fahad-israr/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/243434287
git clone --depth 1 --no-tags https://github.com/hxllhhy/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/243712183
git clone --depth 1 --no-tags https://github.com/alex-greff/DE2Pac.git f:/verilog_sva_gh_scraper/data/full_repos/243867742
git clone --depth 1 --no-tags https://github.com/CapeVrob/TinyEncryption.git f:/verilog_sva_gh_scraper/data/full_repos/244550612
git clone --depth 1 --no-tags https://github.com/raunakab/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/245881503
git clone --depth 1 --no-tags https://github.com/dogucemdogan/32bits_ALU_design.git f:/verilog_sva_gh_scraper/data/full_repos/244657400
git clone --depth 1 --no-tags https://github.com/hus19/learnverilog.git f:/verilog_sva_gh_scraper/data/full_repos/242522347
git clone --depth 1 --no-tags https://github.com/xwang8998/XW.git f:/verilog_sva_gh_scraper/data/full_repos/240567830
git clone --depth 1 --no-tags https://github.com/ching-min/Verilog-Pratice.git f:/verilog_sva_gh_scraper/data/full_repos/241850759
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/AES_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/241792984
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Decade_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/242926194
git clone --depth 1 --no-tags https://github.com/majabojarska/verilog-prefix-adder.git f:/verilog_sva_gh_scraper/data/full_repos/240842641
git clone --depth 1 --no-tags https://github.com/darklyght/ee241b-project.git f:/verilog_sva_gh_scraper/data/full_repos/245264623
git clone --depth 1 --no-tags https://github.com/connie-lin/CSCB58.git f:/verilog_sva_gh_scraper/data/full_repos/246903936
git clone --depth 1 --no-tags https://github.com/vezcraz/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/246586121
git clone --depth 1 --no-tags https://github.com/tkhabia/32-bit-MIPS-processor-2-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/247051220
git clone --depth 1 --no-tags https://github.com/PingKami/ICD.git f:/verilog_sva_gh_scraper/data/full_repos/245360826
git clone --depth 1 --no-tags https://github.com/vvangmj/Computer-Organization-and-Architecture-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/245802491
git clone --depth 1 --no-tags https://github.com/liuyanglinlyl/FPGA_sketchbook.git f:/verilog_sva_gh_scraper/data/full_repos/246261965
git clone --depth 1 --no-tags https://github.com/aajibade1/ASIC-Components-Design.git f:/verilog_sva_gh_scraper/data/full_repos/240442269
git clone --depth 1 --no-tags https://github.com/cddavis93/AES.git f:/verilog_sva_gh_scraper/data/full_repos/239819550
git clone --depth 1 --no-tags https://github.com/blendid3/UCSD_ECE260_Homework8.git f:/verilog_sva_gh_scraper/data/full_repos/240551103
git clone --depth 1 --no-tags https://github.com/xigh/tinyfpga-counter.git f:/verilog_sva_gh_scraper/data/full_repos/240948355
git clone --depth 1 --no-tags https://github.com/senturkoguzhan/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/242130330
git clone --depth 1 --no-tags https://github.com/mxmtar/uart.git f:/verilog_sva_gh_scraper/data/full_repos/243723763
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/241565736
git clone --depth 1 --no-tags https://github.com/A-Salty-Fish/ComputerOrganizationExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/243896942
git clone --depth 1 --no-tags https://github.com/adwranovsky/hello_hdlmake.git f:/verilog_sva_gh_scraper/data/full_repos/239157141
git clone --depth 1 --no-tags https://github.com/cillian64/teatime.git f:/verilog_sva_gh_scraper/data/full_repos/239524640
git clone --depth 1 --no-tags https://github.com/KK623/MRD_dc_source.git f:/verilog_sva_gh_scraper/data/full_repos/242654189
git clone --depth 1 --no-tags https://github.com/chintanbhatt2/VerilogRaycasting.git f:/verilog_sva_gh_scraper/data/full_repos/246388802
git clone --depth 1 --no-tags https://github.com/R-Ramana/EE2026-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/244849704
git clone --depth 1 --no-tags https://github.com/TheDoebes/tetromino-stacker.git f:/verilog_sva_gh_scraper/data/full_repos/245909984
git clone --depth 1 --no-tags https://github.com/ronjoethomas/Block-Jump.git f:/verilog_sva_gh_scraper/data/full_repos/245841827
git clone --depth 1 --no-tags https://github.com/labscript-suite-temp-2-old1/opalkellyxem3001.git f:/verilog_sva_gh_scraper/data/full_repos/245357302
git clone --depth 1 --no-tags https://github.com/mingma1995/ECE544-Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/239877890
git clone --depth 1 --no-tags https://github.com/vastlyvague/Pixel-Manipulator.git f:/verilog_sva_gh_scraper/data/full_repos/239904799
git clone --depth 1 --no-tags https://github.com/rajesh886/TRISC-processor-using-Altera-DE1-board.git f:/verilog_sva_gh_scraper/data/full_repos/241943889
git clone --depth 1 --no-tags https://github.com/KK623/M2V.git f:/verilog_sva_gh_scraper/data/full_repos/242117990
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Seven_segment.git f:/verilog_sva_gh_scraper/data/full_repos/242926693
git clone --depth 1 --no-tags https://github.com/thom-nguyen/Launchpad-MIDI.git f:/verilog_sva_gh_scraper/data/full_repos/242879732
git clone --depth 1 --no-tags https://github.com/Raove/CS120A.git f:/verilog_sva_gh_scraper/data/full_repos/244464109
git clone --depth 1 --no-tags https://github.com/vij-duggirala/DigitalCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/242565964
git clone --depth 1 --no-tags https://github.com/dogucemdogan/MIPS32bit_processor_design.git f:/verilog_sva_gh_scraper/data/full_repos/244656390
git clone --depth 1 --no-tags https://github.com/AimeeShao/CSE140L_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/246156522
git clone --depth 1 --no-tags https://github.com/akashr17/cpen311_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/244800694
git clone --depth 1 --no-tags https://github.com/Madolkke/CO_design_SCPU.git f:/verilog_sva_gh_scraper/data/full_repos/244797641
git clone --depth 1 --no-tags https://github.com/jakhuyen/xadc_top.git f:/verilog_sva_gh_scraper/data/full_repos/244169904
git clone --depth 1 --no-tags https://github.com/iPogot/CAN.git f:/verilog_sva_gh_scraper/data/full_repos/242778445
git clone --depth 1 --no-tags https://github.com/Kangyaopeng/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/243765544
git clone --depth 1 --no-tags https://github.com/StrangeSymbol/Space-Wars.git f:/verilog_sva_gh_scraper/data/full_repos/245542998
git clone --depth 1 --no-tags https://github.com/masson2013/Learn_Chisel.git f:/verilog_sva_gh_scraper/data/full_repos/240435769
git clone --depth 1 --no-tags https://github.com/DarkWayC0de/Diseno-de-procesadores-previa.git f:/verilog_sva_gh_scraper/data/full_repos/241119630
git clone --depth 1 --no-tags https://github.com/victor-espinoza/UAT_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/239046466
git clone --depth 1 --no-tags https://github.com/victor-espinoza/32_Bit_RISC_Arithmetic_Logic_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/239047654
git clone --depth 1 --no-tags https://github.com/paintedman/fpga_adc.git f:/verilog_sva_gh_scraper/data/full_repos/240720072
git clone --depth 1 --no-tags https://github.com/qinyudiao/Digital_Systems_Desgin_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/241019803
git clone --depth 1 --no-tags https://github.com/9ddab6/Personal-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/241075507
git clone --depth 1 --no-tags https://github.com/anlowee/Computer-Organization-And-Design.git f:/verilog_sva_gh_scraper/data/full_repos/241066917
git clone --depth 1 --no-tags https://github.com/Brandon-Valley/mp_2_combinational_circuits_datapath_components_2.git f:/verilog_sva_gh_scraper/data/full_repos/242548611
git clone --depth 1 --no-tags https://github.com/zhm2go/single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/244056997
git clone --depth 1 --no-tags https://github.com/joonhosung/ECE243.git f:/verilog_sva_gh_scraper/data/full_repos/244244749
git clone --depth 1 --no-tags https://github.com/liyenjun/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/242542064
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-32bits.git f:/verilog_sva_gh_scraper/data/full_repos/243512574
git clone --depth 1 --no-tags https://github.com/KSM479/Lookup.git f:/verilog_sva_gh_scraper/data/full_repos/241686964
git clone --depth 1 --no-tags https://github.com/tosuzu1/EE361-LAB8-legv8_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/243085059
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Sine_Wave_Generation.git f:/verilog_sva_gh_scraper/data/full_repos/242926928
git clone --depth 1 --no-tags https://github.com/sushma417/FPGA-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/242925633
git clone --depth 1 --no-tags https://github.com/BOSSDAI/FPGA-TETRIS-game.git f:/verilog_sva_gh_scraper/data/full_repos/243019040
git clone --depth 1 --no-tags https://github.com/KK623/Gram_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/243149884
git clone --depth 1 --no-tags https://github.com/cristinamaria01/Booth-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/243817874
git clone --depth 1 --no-tags https://github.com/RedEyesBlueDragon/VerilogSimulation-ImplementationonFPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/243582544
git clone --depth 1 --no-tags https://github.com/jaideep19/Mips.git f:/verilog_sva_gh_scraper/data/full_repos/241959812
