/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  reg [9:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [32:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((in_data[148] | 1'h1) & celloutsig_1_5z);
  assign celloutsig_0_17z = ~((celloutsig_0_3z[5] | in_data[16]) & celloutsig_0_14z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z[5] | in_data[142]) & (celloutsig_1_11z | celloutsig_1_4z[5]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z | _00_) & (celloutsig_0_3z[5] | celloutsig_0_16z));
  assign celloutsig_0_14z = celloutsig_0_4z[2] | ~(celloutsig_0_9z[30]);
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 6'h00;
    else _01_ <= { in_data[178:174], celloutsig_1_0z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_1_4z[7:5], celloutsig_1_7z, _01_ };
  reg [6:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 7'h00;
    else _11_ <= { in_data[68:63], celloutsig_0_1z };
  assign { _03_[6], _00_, _03_[4:0] } = _11_;
  assign celloutsig_0_13z = { celloutsig_0_3z[2:1], celloutsig_0_12z } / { 1'h1, celloutsig_0_9z[1], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_13z[1:0], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_14z } / { 1'h1, celloutsig_0_8z[2:1], celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[180:171] == in_data[134:125];
  assign celloutsig_1_11z = { _02_[1], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, _01_ } == in_data[115:101];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, _03_[6], _00_, _03_[4:0] } === { in_data[19:2], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_9z[32:26], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z } === { celloutsig_0_7z[12:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_43z = { in_data[10:8], celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_18z } && { celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[148:144] && in_data[138:134];
  assign celloutsig_0_25z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_17z } % { 1'h1, _03_[6], _00_, _03_[4:0], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_8z % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_26z };
  assign celloutsig_0_4z = _03_[3:0] * in_data[67:64];
  assign celloutsig_1_4z = { in_data[106:104], 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } * { _01_, celloutsig_1_0z, 1'h1, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[121:115], celloutsig_1_6z, celloutsig_1_6z } * { _02_, celloutsig_1_2z, celloutsig_1_10z, 1'h1 };
  assign celloutsig_0_7z = { celloutsig_0_3z[5:0], celloutsig_0_3z } * in_data[13:1];
  assign celloutsig_1_19z = | { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_5z, _01_ };
  assign celloutsig_0_12z = | { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_16z = | celloutsig_0_9z[20:17];
  assign celloutsig_0_0z = ^ in_data[92:62];
  assign celloutsig_1_5z = ^ { celloutsig_1_4z[8:0], _01_ };
  assign celloutsig_0_5z = ^ celloutsig_0_3z[5:2];
  assign celloutsig_1_9z = ^ { in_data[175:166], _01_ };
  assign celloutsig_1_10z = ^ { celloutsig_1_6z[0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_6z = ^ { celloutsig_0_3z[3:1], celloutsig_0_5z };
  assign celloutsig_1_14z = ^ { celloutsig_1_13z[4:0], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_1z = ^ in_data[41:37];
  assign celloutsig_0_3z = in_data[85:79] >> { _03_[6], _00_, _03_[4:0] };
  assign celloutsig_0_42z = { celloutsig_0_9z[15:10], celloutsig_0_26z } >> { celloutsig_0_25z[7:3], celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_13z = { celloutsig_1_12z[7:2], celloutsig_1_0z } >> { celloutsig_1_12z[8:3], 1'h1 };
  assign celloutsig_0_8z = celloutsig_0_7z[10:7] >> celloutsig_0_4z;
  assign celloutsig_0_9z = { in_data[32:22], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, _03_[6], _00_, _03_[4:0] } >> { in_data[33:18], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[9:7] ^ _01_[2:0];
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_3z[1]) | celloutsig_0_9z[18]);
  assign celloutsig_0_26z = ~((_00_ & celloutsig_0_11z) | celloutsig_0_10z);
  assign _03_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
