// Seed: 414455101
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  assign id_3 = id_1;
  module_2(
      id_3, id_1, id_1, id_3
  );
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    output tri   id_2
);
  assign id_1 = 1;
  nand (id_2, id_0, id_4);
  wire id_4;
  module_0(
      id_0, id_0
  );
endmodule
module module_2 (
    output wire id_0,
    input  wand id_1,
    input  wire id_2,
    output tri0 id_3
);
  assign id_3 = id_2 != 1;
endmodule
module module_3 (
    output supply0 id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    output tri id_4
);
  assign id_4 = 1;
  module_2(
      id_3, id_2, id_2, id_3
  );
endmodule
