# Post 02

SystemVerilog prerequisite: [post link](https://bitvector.dev/systemverilog-get-started-prerequisite/) (in Mandarin Chinese)
