
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010652                       # Number of seconds simulated (Second)
simTicks                                  10651642500                       # Number of ticks simulated (Tick)
finalTick                                 10651642500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    173.07                       # Real time elapsed on the host (Second)
hostTickRate                                 61544098                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16919164                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   288895                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     288895                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         21303286                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        52610859                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       34                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51878830                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9013                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2610865                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1538368                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            21294888                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.436211                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.356092                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7484262     35.15%     35.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1880314      8.83%     43.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2203368     10.35%     54.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2626513     12.33%     66.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2269393     10.66%     77.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1962515      9.22%     86.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1599800      7.51%     94.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    926490      4.35%     98.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    342233      1.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              21294888                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  128548     17.07%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 564351     74.93%     92.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 60219      8.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      32699519     63.03%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           87      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            12      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     12289238     23.69%     86.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6889909     13.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51878830                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.435250                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              753127                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014517                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                125814607                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                55223926                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        51474639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        75                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       33                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               33                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52631883                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           42                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          51744498                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12236100                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    128188                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19095305                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4491575                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6859205                       # Number of stores executed (Count)
system.cpu.numRate                           2.428944                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8398                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.426066                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.426066                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.347056                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.347056                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   66936346                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  40239866                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          33                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 372652802                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       58                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 10651642500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       12300916                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6991941                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4179355                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2851592                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4854412                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4176312                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             59014                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2471831                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2471683                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999940                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   71325                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             327                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                327                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit           84                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      2111912                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        15723                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4307                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect      1556669                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        37254                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         7590                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         2346                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         4069                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        10250                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         5722                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       648747                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       239087                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       146246                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       158201                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       144661                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       156752                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       678785                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       773751                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       259016                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       106238                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       141220                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       127070                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       213599                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       551585                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         2610872                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             55996                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20820739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.401452                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.542676                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8411766     40.40%     40.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1880464      9.03%     49.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2565120     12.32%     61.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1371734      6.59%     68.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          165439      0.79%     69.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          344957      1.66%     70.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6081259     29.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20820739                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18378351                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11682684                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4299255                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         33                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49529557                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44430                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31621526     63.24%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           86      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            6      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11682652     23.37%     86.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6695666     13.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6081259                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13693072                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13693072                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13693072                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13693072                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1377511                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1377511                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1377511                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1377511                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  61989440208                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  61989440208                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  61989440208                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  61989440208                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15070583                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15070583                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15070583                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15070583                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.091404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.091404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.091404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.091404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 45001.049144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 45001.049144                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 45001.049144                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 45001.049144                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       128178                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       724854                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        20516                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        13625                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.247709                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    53.200294                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       508130                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            508130                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       867333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        867333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       867333                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       867333                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       510178                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       510178                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       510178                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       510178                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15196915171                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15196915171                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15196915171                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15196915171                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.033853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.033853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.033853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.033853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 29787.476471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 29787.476471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 29787.476471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 29787.476471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 508130                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        90000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        90000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        90000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        90000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7795876                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7795876                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       579046                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        579046                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  24362882500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  24362882500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8374922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8374922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.069140                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.069140                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 42074.174591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 42074.174591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       332780                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       332780                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       246266                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       246266                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4775404000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4775404000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.029405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.029405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 19391.243615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19391.243615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5897196                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5897196                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       798465                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       798465                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  37626557708                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  37626557708                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6695661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6695661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.119251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.119251                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47123.615572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47123.615572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       534553                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       534553                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       263912                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       263912                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  10421511171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  10421511171                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.039415                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.039415                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 39488.583964                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 39488.583964                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2005.722336                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13480576                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             508130                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              26.529778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2005.722336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.979357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.979357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          742                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1187                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          117                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          121074850                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         121074850                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   999493                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10843640                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7474010                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1919784                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  57961                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2408491                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3083                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               53491391                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 11843                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        13960                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        13960                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        13960                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        13960                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         4294                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         4294                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         4294                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         4294                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    303943500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    303943500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    303943500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    303943500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        18254                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        18254                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        18254                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        18254                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.235236                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.235236                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.235236                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.235236                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70783.302282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70783.302282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70783.302282                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70783.302282                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         4294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         4294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         4294                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         4294                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    299649500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    299649500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    299649500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    299649500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.235236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.235236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.235236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.235236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69783.302282                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69783.302282                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69783.302282                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69783.302282                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         4278                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        13960                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        13960                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         4294                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         4294                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    303943500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    303943500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        18254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        18254                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.235236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.235236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70783.302282                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70783.302282                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         4294                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         4294                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    299649500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    299649500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.235236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.235236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69783.302282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69783.302282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.395784                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        15622                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         4278                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.651706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1847500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.395784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.962237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.962237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        40802                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        40802                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              58333                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       54406365                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4854412                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2543335                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      21174979                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  121958                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        284                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  216                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   4926411                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           21294888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.554903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.191772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10909254     51.23%     51.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1193065      5.60%     56.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1318310      6.19%     63.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   939285      4.41%     67.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   542433      2.55%     69.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   526370      2.47%     72.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1665751      7.82%     80.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   640622      3.01%     83.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3559798     16.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             21294888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.227872                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.553895                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4926184                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4926184                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4926184                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4926184                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          224                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             224                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          224                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            224                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     15353000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     15353000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     15353000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     15353000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4926408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4926408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4926408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4926408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68540.178571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68540.178571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68540.178571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68540.178571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2881                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     102.892857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            69                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           69                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           69                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          155                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          155                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     11701000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     11701000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     11701000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     11701000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 75490.322581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75490.322581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 75490.322581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75490.322581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4926184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4926184                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          224                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           224                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     15353000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     15353000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4926408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4926408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68540.178571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68540.178571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           69                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           69                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          155                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          155                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     11701000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     11701000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 75490.322581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75490.322581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            93.149894                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    93.149894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.045483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.045483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          155                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.075684                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           39411419                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          39411419                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     57961                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     417737                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   330579                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               52610893                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3355                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 12300916                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6991941                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    34                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         4                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   329219                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2232                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          27028                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        38325                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                65353                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 51530716                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                51474672                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  37355199                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  48086401                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.416279                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.776835                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           25                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           25                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           25                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           25                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       372000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       372000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       372000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       372000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           30                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           30                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           30                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           30                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        74400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        74400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        74400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        74400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       367000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       367000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       367000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       367000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           25                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           25                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       372000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       372000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           30                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           30                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        74400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        74400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        73400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     4.996274                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     4.996274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.312267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.312267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           65                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           65                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3664754                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  618228                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  355                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2232                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 296272                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  33652                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11682684                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.375312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           122.033218                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11253199     96.32%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                42638      0.36%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5584      0.05%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6743      0.06%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                18115      0.16%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                10114      0.09%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12647      0.11%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                18319      0.16%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                19239      0.16%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                27826      0.24%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              33546      0.29%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              46227      0.40%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              53344      0.46%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              31411      0.27%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              13913      0.12%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              17470      0.15%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11112      0.10%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              13768      0.12%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              12147      0.10%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               4399      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3184      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3026      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2943      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               2603      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               2218      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2020      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1777      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1405      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1140      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                916      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             9691      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            26375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11682684                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  12039753                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    2774                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              12042527                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6859210                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   3364                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6862574                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      18898963                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        6138                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  18905101                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   4926386                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      10                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               4926396                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       4926386                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          10                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   4926396                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  57961                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1586915                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5267963                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3012                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8768412                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5610625                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               53186922                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7688                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                3420934                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents         1764768                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            41485568                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69921635                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 68989060                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         1                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39049507                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2436025                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  35                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5668052                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         67350352                       # The number of ROB reads (Count)
system.cpu.rob.writes                       105697546                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 355324                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    355324                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                355324                       # number of overall hits (Count)
system.l2.overallHits::total                   355324                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         4294                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  155                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               154849                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  159303                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         4294                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 155                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              154849                       # number of overall misses (Count)
system.l2.overallMisses::total                 159303                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    293060500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       359500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        11539500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     13388890991                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        13693850491                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    293060500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       359500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       11539500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    13388890991                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       13693850491                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         4294                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                155                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             510173                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                514627                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         4294                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               155                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            510173                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               514627                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.303523                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.309550                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.303523                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.309550                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 68248.835585                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        71900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 74448.387097                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86464.174719                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85961.033320                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 68248.835585                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        71900                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 74448.387097                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86464.174719                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85961.033320                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               137450                       # number of writebacks (Count)
system.l2.writebacks::total                    137450                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         4294                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              155                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           154849                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              159303                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         4294                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             155                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          154849                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             159303                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    250120500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       309500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      9989500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  11840400991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    12100820491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    250120500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       309500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      9989500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  11840400991                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   12100820491                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.303523                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.309550                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.303523                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.309550                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 58248.835585                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        61900                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64448.387097                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76464.174719                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75961.033320                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 58248.835585                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        61900                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64448.387097                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76464.174719                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75961.033320                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         137450                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         3410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           3410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              5                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 5                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data            5                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             5                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst           155                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              155                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     11539500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     11539500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          155                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            155                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74448.387097                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 74448.387097                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          155                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          155                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      9989500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      9989500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64448.387097                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64448.387097                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             153490                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                153490                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           110417                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              110417                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   9753926491                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     9753926491                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         263907                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            263907                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.418394                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.418394                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88337.180787                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88337.180787                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       110417                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          110417                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8649756491                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8649756491                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.418394                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.418394                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78337.180787                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78337.180787                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         201834                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            201834                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         4294                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        44432                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           48731                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    293060500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       359500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   3634964500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3928384500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         4294                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       246266                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        250565                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.180423                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.194484                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 68248.835585                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        71900                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81809.607940                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80613.664813                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         4294                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        44432                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        48731                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    250120500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       309500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3190644500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3441074500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.180423                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.194484                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 58248.835585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        61900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71809.607940                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70613.664813                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        44670                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            44670                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        44670                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        44670                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       463460                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           463460                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       463460                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       463460                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12792.674118                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       848108                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     492779                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.721072                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   357187000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12792.674118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.780803                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.780803                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15351                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  823                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2136                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8876                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3516                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.936951                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    8717506                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   8717506                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    137450.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      4294.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       155.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    154487.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000151277492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         7918                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         7918                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              403208                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             129950                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      159303                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     137450                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    159303                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   137450                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    362                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      41.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                159303                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               137450                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   71673                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   40044                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   18685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   11223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    6049                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    2856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1543                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     963                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    443                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    328                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   5385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   7576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   8048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   8638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   8648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   8759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   8891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   8854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   8417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   8220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   8197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   8152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   8118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   8074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         7918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.073251                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    224.474479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          7916     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-19967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          7918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         7918                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.352993                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.250367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.064159                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4371     55.20%     55.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              251      3.17%     58.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1623     20.50%     78.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              874     11.04%     89.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              356      4.50%     94.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              176      2.22%     96.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              103      1.30%     97.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               54      0.68%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               22      0.28%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               23      0.29%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               10      0.13%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               11      0.14%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               10      0.13%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                9      0.11%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                4      0.05%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                7      0.09%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                3      0.04%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                3      0.04%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                3      0.04%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          7918                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   23168                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                10195392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              8796800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              957166183.52521682                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              825863241.27945518                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10650640000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35890.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       274816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         9920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      9887168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      8793664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 25800340.182277049869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 30042.315070187531                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 931311.767175813438                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 928229425.649612188339                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 825568826.591767311096                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         4294                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          155                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       154849                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       137450                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    111032490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       145932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      4943022                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6712245738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 443108935306                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25857.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     29186.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31890.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     43347.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3223782.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       274816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         9920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      9910336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       10195392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7110272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7110272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         4294                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       154849                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          159303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       111098                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         111098                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     25800340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        30042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         931312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      930404489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         957166184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       931312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        931312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    667528224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        667528224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    667528224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     25800340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        30042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        931312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     930404489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1624694407                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               158941                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              137401                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         4894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         5703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         4699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         4879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         5074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         5588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         4750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         4657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         4448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         5016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         5131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         5209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         5371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         5816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         4714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         4390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         4665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         4825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         4651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         5266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         4252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         4375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         4524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         4967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         4188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         4343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         4154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         3871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         3853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         4293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         4411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         4587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         4608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         4764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         5152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4048171210                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             529591412                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6828367182                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25469.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42961.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               84171                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              60655                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            52.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           44.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       151516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   125.174160                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    92.470501                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   160.195018                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       101336     66.88%     66.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        36594     24.15%     91.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6068      4.00%     95.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2137      1.41%     96.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1041      0.69%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          645      0.43%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          428      0.28%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          362      0.24%     98.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2905      1.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       151516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10172224                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            8793664                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              954.991120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              825.568827                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               48.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    228679371.648000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    304026292.819200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   330010790.860799                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  247282727.328000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1895196594.009539                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 7421008668.695998                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1251374353.958415                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  11677578799.319988                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1096.317192                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1877047522                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    478800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8295794978                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    243861456.384000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    324210679.833599                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   338545407.647999                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  269138381.568000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1895196594.009539                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7704909263.015995                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1033236044.198425                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  11809097826.657606                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1108.664493                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1542238350                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    478800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8630604150                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               48886                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        111098                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         26352                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3410                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             110417                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            110417                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           48886                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       459466                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       459470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  459470                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     18992192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     18992208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18992208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             159305                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   159305    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               159305                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy           917671500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          840918042                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         300163                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       141730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             250720                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       574558                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        71022                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4278                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            263907                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           263907                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            155                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        250565                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             5                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            5                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          310                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1528490                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        12866                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1541676                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65171408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       274816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                65456464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          137450                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   8796800                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            652117                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001334                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.036501                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  651247     99.87%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     870      0.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              652117                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          767748351                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            155000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         510176500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           4294000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1027214                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       512551                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          868                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  10651642500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.009310                       # Number of seconds simulated (Second)
simTicks                                   9309737000                       # Number of ticks simulated (Tick)
finalTick                                 19961379500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    161.55                       # Real time elapsed on the host (Second)
hostTickRate                                 57627563                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16922236                       # Number of bytes of host memory used (Byte)
simInsts                                    100000003                       # Number of instructions simulated (Count)
simOps                                      100000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   619003                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     619003                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         18619474                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        62283301                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       58934587                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  58082                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12283252                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6481760                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            18619474                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.165212                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.754246                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6439881     34.59%     34.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    625637      3.36%     37.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1151948      6.19%     44.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1272585      6.83%     50.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1773621      9.53%     60.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2182905     11.72%     72.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2578020     13.85%     86.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2048846     11.00%     97.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    546031      2.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              18619474                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  574152     61.49%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     61.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 308783     33.07%     94.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 50862      5.45%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      43136847     73.19%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     12835816     21.78%     94.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2961924      5.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       58934587                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.165212                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              933797                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015845                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                137480527                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                74568432                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        57467285                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    59868384                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          58231127                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12593197                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    703460                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           15413924                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7211228                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2820727                       # Number of stores executed (Count)
system.cpu.numRate                           3.127431                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.372389                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.372389                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.685361                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.685361                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   75962235                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  47932934                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 347531139                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                 19961379500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       13238812                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3369959                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1626516                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1244259                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 9045533                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           7776273                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            314423                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3551070                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3551018                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  348676                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      4533177                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        83346                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        22319                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       795125                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       189153                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        41262                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        13607                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong        19365                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        69013                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        32522                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1      1130436                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       981349                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       565752                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       361587                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       312952                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       314579                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7      1180283                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0      1732836                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       865003                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       665126                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       226316                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       293846                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       436318                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       627493                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        12283252                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            290029                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16355206                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.057131                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.749104                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5950414     36.38%     36.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1102563      6.74%     43.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1066230      6.52%     49.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          542540      3.32%     52.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          252352      1.54%     54.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          518691      3.17%     57.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6922416     42.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16355206                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12888634                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10633342                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6379172                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49682052                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                181934                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     37111368     74.22%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     10633342     21.27%     95.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2255292      4.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6922416                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12627853                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12627853                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12627853                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12627853                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       670498                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          670498                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       670498                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         670498                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  18900778588                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  18900778588                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  18900778588                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  18900778588                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13298351                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13298351                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13298351                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13298351                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.050420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.050420                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.050420                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.050420                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 28189.164752                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 28189.164752                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 28189.164752                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 28189.164752                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       332020                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          222                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        54423                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       6.100729                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    55.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       319273                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            319273                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       351225                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        351225                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       351225                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       351225                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       319273                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       319273                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       319273                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       319273                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9157168781                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9157168781                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9157168781                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9157168781                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.024008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.024008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.024008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.024008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 28681.312798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 28681.312798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 28681.312798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 28681.312798                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 319273                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10503784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10503784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       539271                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        539271                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  12790731500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  12790731500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     11043055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11043055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.048833                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.048833                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 23718.559871                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 23718.559871                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       307771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       307771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       231500                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       231500                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4835656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4835656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.020963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020963                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20888.362851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20888.362851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2124069                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2124069                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       131227                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       131227                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   6110047088                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6110047088                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2255296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2255296                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.058186                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.058186                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46560.898961                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46560.898961                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        43454                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        43454                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        87773                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        87773                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4321512781                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4321512781                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.038919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.038919                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49235.103973                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49235.103973                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13669800                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             321321                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              42.542504                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          490                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1557                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          106706081                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         106706081                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   926670                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5356955                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11366357                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                677985                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 291507                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3275101                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 24822                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               66658427                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                100604                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         2632                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           16                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs   164.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             266297                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       71542399                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9045533                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3899694                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      18037274                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  631802                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.cacheLines                   6868474                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           18619474                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.842343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.241056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4811489     25.84%     25.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1378809      7.41%     33.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2116658     11.37%     44.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1518202      8.15%     52.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1044036      5.61%     58.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   720240      3.87%     62.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   982596      5.28%     67.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   676804      3.63%     71.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5370640     28.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             18619474                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.485810                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.842343                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6868472                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6868472                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6868472                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6868472                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               2                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              2                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       363000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       363000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       363000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       363000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6868474                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6868474                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6868474                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6868474                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst       181500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total       181500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst       181500                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total       181500                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            2                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst       181000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total       181000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst       181000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total       181000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6868472                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6868472                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       363000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       363000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6868474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6868474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst       181500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total       181500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst       181000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total       181000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           155.818777                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11794813                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                157                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           75126.197452                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   155.818777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.076083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.076083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          157                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.076660                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           54947794                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          54947794                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    291507                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1972941                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     6588                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               62283301                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                19967                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13238812                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3369959                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     6210                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2049                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         168462                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       196613                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               365075                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 57689754                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                57467285                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  43620237                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50493398                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.086408                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.863880                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            2                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            2                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            2                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            1                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            1                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            1                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       100500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       100500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       100500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       100500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker       100500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total       100500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker       100500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total       100500                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        99500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        99500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        99500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        99500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        99500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        99500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        99500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        99500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker            2                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total            2                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            1                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       100500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       100500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker       100500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total       100500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            1                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        99500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        99500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        99500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        99500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     5.534850                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           33                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            6                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     5.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     5.534850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.345928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.345928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            7                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            7                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1084512                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2605458                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1002                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2049                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1114669                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  53361                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10633340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.694873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.185799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10404174     97.84%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                40750      0.38%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6688      0.06%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6834      0.06%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                16116      0.15%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                15283      0.14%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 6219      0.06%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 4022      0.04%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 5238      0.05%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                10483      0.10%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              14792      0.14%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              18556      0.17%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              22679      0.21%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5812      0.05%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               7155      0.07%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              12012      0.11%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3594      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6073      0.06%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5447      0.05%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2361      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1838      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1690      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1588      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1525      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1327      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1296      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1136      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1026      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                932      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                871      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             5823      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10633340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  12127848                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              12127848                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  2820727                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              2820727                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      14948575                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  14948575                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6868475                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6868476                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6868475                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6868476                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 291507                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1283346                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4861042                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11632026                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                551553                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               65148014                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 21488                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 234489                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          209781                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            53545002                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    86394439                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 85654406                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              41547469                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11997487                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1028041                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         71716044                       # The number of ROB reads (Count)
system.cpu.rob.writes                       126839185                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 245079                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    245079                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                245079                       # number of overall hits (Count)
system.l2.overallHits::total                   245079                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                74169                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   74172                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               74169                       # number of overall misses (Count)
system.l2.overallMisses::total                  74172                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.itb.walker        98000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst          360000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7302204984                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7302662984                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker        98000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         360000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7302204984                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7302662984                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             319248                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                319251                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            319248                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               319251                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.232324                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.232331                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.232324                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.232331                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        98000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst       180000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98453.598997                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98455.791727                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        98000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst       180000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98453.598997                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98455.791727                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                75181                       # number of writebacks (Count)
system.l2.writebacks::total                     75181                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            74169                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               74172                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           74169                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              74172                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker        88000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst       340000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6560514984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6560942984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker        88000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       340000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6560514984                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6560942984                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.232324                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.232331                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.232324                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.232331                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        88000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst       170000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88453.598997                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 88455.791727                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        88000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst       170000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88453.598997                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 88455.791727                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          75181                       # number of replacements (Count)
system.l2.InvalidateReq.hits::cpu.data             25                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                25                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data           25                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            25                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       360000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       360000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst       180000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total       180000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       340000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       340000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst       170000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total       170000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              52023                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 52023                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            35725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               35725                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   4017743984                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4017743984                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          87748                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             87748                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.407132                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.407132                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 112463.092624                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 112463.092624                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        35725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           35725                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   3660493984                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3660493984                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.407132                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.407132                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 102463.092624                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 102463.092624                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         193056                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            193056                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        38444                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           38445                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker        98000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   3284461000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3284559000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       231500                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        231501                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.166065                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.166068                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        98000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85434.944335                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85435.271167                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        38444                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        38445                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        88000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2900021000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2900109000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.166065                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.166068                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        88000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75434.944335                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75435.271167                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       143915                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           143915                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       143915                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       143915                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       175358                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           175358                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       175358                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       175358                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15227.009462                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       579728                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     334624                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.732476                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15227.009462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.929383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.929383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14339                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  490                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2921                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  100                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                10828                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.875183                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5427665                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5427665                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     75181.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     73477.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001480329652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         4186                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         4186                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              175450                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              71280                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       74172                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      75181                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     74172                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    75181                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    692                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 74172                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                75181                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   26012                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    5705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3771                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1706                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   1211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   3258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   3505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   3837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   4105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   4328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   4660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   4849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   4929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   4895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   4677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   4543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   4516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   4493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   4494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   4425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         4186                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.553989                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     12.602140                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1             242      5.78%      5.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3             163      3.89%      9.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5             217      5.18%     14.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7             289      6.90%     21.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9             351      8.39%     30.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11           297      7.10%     37.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13           310      7.41%     44.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15           246      5.88%     50.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17           320      7.64%     58.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19           231      5.52%     63.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21           207      4.95%     68.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23           178      4.25%     72.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25           174      4.16%     77.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27           143      3.42%     80.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29           124      2.96%     83.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31           110      2.63%     86.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33           127      3.03%     89.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35            78      1.86%     90.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37            70      1.67%     92.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39            49      1.17%     93.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41            49      1.17%     94.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43            39      0.93%     95.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45            24      0.57%     96.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47            25      0.60%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49            37      0.88%     97.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51            18      0.43%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53            11      0.26%     98.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55            13      0.31%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             7      0.17%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59            11      0.26%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61             9      0.22%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::62-63             3      0.07%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65             5      0.12%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             2      0.05%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69             1      0.02%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::70-71             1      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77             1      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79             1      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-93             1      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-101            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102-103            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          4186                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         4186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.959866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.714121                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.777670                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1948     46.54%     46.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               64      1.53%     48.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1213     28.98%     77.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              460     10.99%     88.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              162      3.87%     91.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               85      2.03%     93.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               58      1.39%     95.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               23      0.55%     95.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               24      0.57%     96.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               18      0.43%     96.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               20      0.48%     97.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               10      0.24%     97.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                9      0.22%     97.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               10      0.24%     98.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                6      0.14%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                8      0.19%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                5      0.12%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                3      0.07%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                5      0.12%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                9      0.22%     98.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      0.05%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.02%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.02%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                5      0.12%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                4      0.10%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41               10      0.24%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42                5      0.12%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43               11      0.26%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                4      0.10%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62                1      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112               1      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          4186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   44288                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4747008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              4811584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              509897110.94953597                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              516833504.53401637                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    9094638000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      60893.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4702528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      4811520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 6874.522878573262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 13749.045757146523                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 505119317.548927545547                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 516826630.011137783527                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        74169                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        75181                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        55792                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       275484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3972824402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 482633199442                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     55792.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst    137742.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     53564.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6419616.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4746816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4747008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3549696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3549696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        74169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           74172                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        55464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          55464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         6875                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          13749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      509876487                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         509897111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        13749                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         13749                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    381288537                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        381288537                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    381288537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         6875                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         13749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     509876487                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        891185648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                73480                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               75180                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         2620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         2018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         2170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         2198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         2043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         2068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         2377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         2276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         2771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         2549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         2337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         2770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         2555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         2049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         2146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         2178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         1746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         2068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         2168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         2496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         2359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         2903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         3025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         2801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2687843518                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             244835360                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3973155678                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36579.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           54071.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               34261                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              21964                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            46.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           29.22                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        92435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   102.928977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    85.281593                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   101.939012                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        65213     70.55%     70.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        22078     23.88%     94.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2863      3.10%     97.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          929      1.01%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          537      0.58%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          192      0.21%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          117      0.13%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           68      0.07%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          438      0.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        92435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4702720                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            4811520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              505.139941                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              516.826630                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               37.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    145823487.264000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    193870456.785600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   153013186.233600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  141744159.648000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1655526264.503958                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5802766788.470431                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1618773319.564806                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  9711517662.470366                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1043.157037                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2448632186                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    418250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6442854814                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    142458353.856000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    189396555.062400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   156066972.230400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  140819569.632000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1655526264.503958                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 5780405060.740835                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1635955212.057606                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  9700627988.083157                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1041.987329                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2474891656                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    418250000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6416595344                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               38447                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         55464                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         19717                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              35725                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             35725                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           38447                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       223525                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       223525                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  223525                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9558592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      9558592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9558592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              74172                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    74172    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                74172                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy           479680000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          385915172                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         149353                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        75181                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             231503                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       230822                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       163632                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             87748                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            87748                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        231501                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            25                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           25                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       957819                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 957825                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     40865344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                40865536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           75181                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   4811584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            394595                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  394595    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              394595                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          479530416                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              2000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         319260500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              1000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        639205                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       319791                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   9309737000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
