/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:05 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_BVNB_INTR2_H__
#define BCHP_BVNB_INTR2_H__

/***************************************************************************
 *BVNB_INTR2 - BVN Back Interrupt Controller 0 (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_CPU_STATUS               0x0003f000 /* [RO][32] R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_CPU_SET                  0x0003f004 /* [WO][32] R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_CPU_CLEAR                0x0003f008 /* [WO][32] R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS          0x0003f00c /* [RO][32] R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_CPU_MASK_SET             0x0003f010 /* [WO][32] R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR           0x0003f014 /* [WO][32] R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_PCI_STATUS               0x0003f018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_PCI_SET                  0x0003f01c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_PCI_CLEAR                0x0003f020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS          0x0003f024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_PCI_MASK_SET             0x0003f028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR           0x0003f02c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved0_SHIFT                 28

/* BVNB_INTR2 :: CPU_STATUS :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_MASK                  0x08000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_SHIFT                 27
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_MASK                  0x04000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_SHIFT                 26
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_CPU_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved1_MASK                  0x00fc0000
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved1_SHIFT                 18

/* BVNB_INTR2 :: CPU_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_MASK                  0x00020000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_SHIFT                 17
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_MASK                  0x00010000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_SHIFT                 16
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_CPU_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved2_MASK                  0x00003c00
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved2_SHIFT                 10

/* BVNB_INTR2 :: CPU_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_MASK               0x00000200
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_SHIFT              9
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_MASK               0x00000100
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_SHIFT              8
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP3_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_MASK               0x00000080
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_SHIFT              7
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_MASK               0x00000040
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_SHIFT              6
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP2_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved3_MASK                  0x00000020
#define BCHP_BVNB_INTR2_CPU_STATUS_reserved3_SHIFT                 5

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: CPU_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_CPU_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_MASK                     0xf0000000
#define BCHP_BVNB_INTR2_CPU_SET_reserved0_SHIFT                    28

/* BVNB_INTR2 :: CPU_SET :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_MASK                     0x08000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_SHIFT                    27
#define BCHP_BVNB_INTR2_CPU_SET_GFD3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_MASK                     0x04000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_SHIFT                    26
#define BCHP_BVNB_INTR2_CPU_SET_GFD2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_CPU_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_CPU_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved1_MASK                     0x00fc0000
#define BCHP_BVNB_INTR2_CPU_SET_reserved1_SHIFT                    18

/* BVNB_INTR2 :: CPU_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_MASK                     0x00020000
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_SHIFT                    17
#define BCHP_BVNB_INTR2_CPU_SET_CAP3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_MASK                     0x00010000
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_SHIFT                    16
#define BCHP_BVNB_INTR2_CPU_SET_CAP2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_CPU_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_CPU_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved2_MASK                     0x00003c00
#define BCHP_BVNB_INTR2_CPU_SET_reserved2_SHIFT                    10

/* BVNB_INTR2 :: CPU_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_MASK                  0x00000200
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_SHIFT                 9
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_MASK                  0x00000100
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_SHIFT                 8
#define BCHP_BVNB_INTR2_CPU_SET_CMP3_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_MASK                  0x00000080
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_SHIFT                 7
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_MASK                  0x00000040
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_SHIFT                 6
#define BCHP_BVNB_INTR2_CPU_SET_CMP2_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_SET_reserved3_MASK                     0x00000020
#define BCHP_BVNB_INTR2_CPU_SET_reserved3_SHIFT                    5

/* BVNB_INTR2 :: CPU_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_CPU_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: CPU_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_CPU_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved0_SHIFT                  28

/* BVNB_INTR2 :: CPU_CLEAR :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_MASK                   0x08000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_SHIFT                  27
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_MASK                   0x04000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_SHIFT                  26
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_CPU_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved1_MASK                   0x00fc0000
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved1_SHIFT                  18

/* BVNB_INTR2 :: CPU_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_MASK                   0x00020000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_SHIFT                  17
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_MASK                   0x00010000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_SHIFT                  16
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_CPU_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved2_MASK                   0x00003c00
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved2_SHIFT                  10

/* BVNB_INTR2 :: CPU_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP3_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_MASK                0x00000080
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_SHIFT               7
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP2_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved3_MASK                   0x00000020
#define BCHP_BVNB_INTR2_CPU_CLEAR_reserved3_SHIFT                  5

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: CPU_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_CPU_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xf0000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            28

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_MASK             0x08000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_SHIFT            27
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_MASK             0x04000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_SHIFT            26
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_MASK             0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_SHIFT            25
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_MASK             0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_SHIFT            24
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved1_MASK             0x00fc0000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved1_SHIFT            18

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_MASK             0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_SHIFT            17
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_MASK             0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_SHIFT            16
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved2_MASK             0x00003c00
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved2_SHIFT            10

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_MASK          0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_SHIFT         9
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_MASK          0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_SHIFT         8
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP3_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_MASK          0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_SHIFT         7
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_MASK          0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_SHIFT         6
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP2_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved3_MASK             0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_reserved3_SHIFT            5

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP1_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: CPU_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_CPU_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_MASK                0xf0000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved0_SHIFT               28

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_MASK                0x08000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_SHIFT               27
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_MASK                0x04000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_SHIFT               26
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_MASK                0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_SHIFT               25
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_MASK                0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_SHIFT               24
#define BCHP_BVNB_INTR2_CPU_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved1_MASK                0x00fc0000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved1_SHIFT               18

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_MASK                0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_SHIFT               17
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_MASK                0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_SHIFT               16
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved2_MASK                0x00003c00
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved2_SHIFT               10

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_MASK             0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_SHIFT            9
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_MASK             0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_SHIFT            8
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP3_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_MASK             0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_SHIFT            7
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_MASK             0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_SHIFT            6
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP2_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved3_MASK                0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_SET_reserved3_SHIFT               5

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP1_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: CPU_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_CPU_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xf0000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             28

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_MASK              0x08000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_SHIFT             27
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_MASK              0x04000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_SHIFT             26
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_MASK              0x02000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_SHIFT             25
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_MASK              0x01000000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_SHIFT             24
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved1_MASK              0x00fc0000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT             18

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_MASK              0x00020000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_SHIFT             17
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_MASK              0x00010000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_SHIFT             16
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved2_MASK              0x00003c00
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved2_SHIFT             10

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP3_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_MASK           0x00000080
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_SHIFT          7
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP2_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved3_MASK              0x00000020
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_reserved3_SHIFT             5

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP1_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: CPU_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_CPU_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_MASK                  0xf0000000
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved0_SHIFT                 28

/* BVNB_INTR2 :: PCI_STATUS :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_MASK                  0x08000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_SHIFT                 27
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_MASK                  0x04000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_SHIFT                 26
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_MASK                  0x02000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_SHIFT                 25
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_MASK                  0x01000000
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_SHIFT                 24
#define BCHP_BVNB_INTR2_PCI_STATUS_GFD0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved1_MASK                  0x00fc0000
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved1_SHIFT                 18

/* BVNB_INTR2 :: PCI_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_MASK                  0x00020000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_SHIFT                 17
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP3_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_MASK                  0x00010000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_SHIFT                 16
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP2_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_MASK                  0x00008000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_SHIFT                 15
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_MASK                  0x00004000
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_SHIFT                 14
#define BCHP_BVNB_INTR2_PCI_STATUS_CAP0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved2_MASK                  0x00003c00
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved2_SHIFT                 10

/* BVNB_INTR2 :: PCI_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_MASK               0x00000200
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_SHIFT              9
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_MASK               0x00000100
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_SHIFT              8
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP3_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_MASK               0x00000080
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_SHIFT              7
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_MASK               0x00000040
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_SHIFT              6
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP2_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved3_MASK                  0x00000020
#define BCHP_BVNB_INTR2_PCI_STATUS_reserved3_SHIFT                 5

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_MASK               0x00000010
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_SHIFT              4
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_MASK               0x00000008
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_SHIFT              3
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP1_G0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_MASK               0x00000004
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_SHIFT              2
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V1_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_MASK               0x00000002
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_SHIFT              1
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_V0_INTR_DEFAULT            0x00000000

/* BVNB_INTR2 :: PCI_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_MASK               0x00000001
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_SHIFT              0
#define BCHP_BVNB_INTR2_PCI_STATUS_CMP0_G0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_MASK                     0xf0000000
#define BCHP_BVNB_INTR2_PCI_SET_reserved0_SHIFT                    28

/* BVNB_INTR2 :: PCI_SET :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_MASK                     0x08000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_SHIFT                    27
#define BCHP_BVNB_INTR2_PCI_SET_GFD3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_MASK                     0x04000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_SHIFT                    26
#define BCHP_BVNB_INTR2_PCI_SET_GFD2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_MASK                     0x02000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_SHIFT                    25
#define BCHP_BVNB_INTR2_PCI_SET_GFD1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_MASK                     0x01000000
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_SHIFT                    24
#define BCHP_BVNB_INTR2_PCI_SET_GFD0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved1_MASK                     0x00fc0000
#define BCHP_BVNB_INTR2_PCI_SET_reserved1_SHIFT                    18

/* BVNB_INTR2 :: PCI_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_MASK                     0x00020000
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_SHIFT                    17
#define BCHP_BVNB_INTR2_PCI_SET_CAP3_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_MASK                     0x00010000
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_SHIFT                    16
#define BCHP_BVNB_INTR2_PCI_SET_CAP2_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_MASK                     0x00008000
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_SHIFT                    15
#define BCHP_BVNB_INTR2_PCI_SET_CAP1_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_MASK                     0x00004000
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_SHIFT                    14
#define BCHP_BVNB_INTR2_PCI_SET_CAP0_INTR_DEFAULT                  0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved2_MASK                     0x00003c00
#define BCHP_BVNB_INTR2_PCI_SET_reserved2_SHIFT                    10

/* BVNB_INTR2 :: PCI_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_MASK                  0x00000200
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_SHIFT                 9
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_MASK                  0x00000100
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_SHIFT                 8
#define BCHP_BVNB_INTR2_PCI_SET_CMP3_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_MASK                  0x00000080
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_SHIFT                 7
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_MASK                  0x00000040
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_SHIFT                 6
#define BCHP_BVNB_INTR2_PCI_SET_CMP2_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_SET_reserved3_MASK                     0x00000020
#define BCHP_BVNB_INTR2_PCI_SET_reserved3_SHIFT                    5

/* BVNB_INTR2 :: PCI_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_MASK                  0x00000010
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_SHIFT                 4
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_MASK                  0x00000008
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_SHIFT                 3
#define BCHP_BVNB_INTR2_PCI_SET_CMP1_G0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_MASK                  0x00000004
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_SHIFT                 2
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V1_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_MASK                  0x00000002
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_SHIFT                 1
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_V0_INTR_DEFAULT               0x00000000

/* BVNB_INTR2 :: PCI_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_MASK                  0x00000001
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_SHIFT                 0
#define BCHP_BVNB_INTR2_PCI_SET_CMP0_G0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_MASK                   0xf0000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved0_SHIFT                  28

/* BVNB_INTR2 :: PCI_CLEAR :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_MASK                   0x08000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_SHIFT                  27
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_MASK                   0x04000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_SHIFT                  26
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_MASK                   0x02000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_SHIFT                  25
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_MASK                   0x01000000
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_SHIFT                  24
#define BCHP_BVNB_INTR2_PCI_CLEAR_GFD0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved1_MASK                   0x00fc0000
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved1_SHIFT                  18

/* BVNB_INTR2 :: PCI_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_MASK                   0x00020000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_SHIFT                  17
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_MASK                   0x00010000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_SHIFT                  16
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_MASK                   0x00008000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_SHIFT                  15
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_MASK                   0x00004000
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_SHIFT                  14
#define BCHP_BVNB_INTR2_PCI_CLEAR_CAP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved2_MASK                   0x00003c00
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved2_SHIFT                  10

/* BVNB_INTR2 :: PCI_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP3_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_MASK                0x00000080
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_SHIFT               7
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP2_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved3_MASK                   0x00000020
#define BCHP_BVNB_INTR2_PCI_CLEAR_reserved3_SHIFT                  5

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_MASK                0x00000010
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_SHIFT               4
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_MASK                0x00000008
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_SHIFT               3
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP1_G0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_MASK                0x00000004
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_SHIFT               2
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_MASK                0x00000002
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_SHIFT               1
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_V0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2 :: PCI_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_MASK                0x00000001
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_SHIFT               0
#define BCHP_BVNB_INTR2_PCI_CLEAR_CMP0_G0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xf0000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            28

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_MASK             0x08000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_SHIFT            27
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_MASK             0x04000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_SHIFT            26
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_MASK             0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_SHIFT            25
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_MASK             0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_SHIFT            24
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_GFD0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved1_MASK             0x00fc0000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved1_SHIFT            18

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_MASK             0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_SHIFT            17
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP3_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_MASK             0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_SHIFT            16
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP2_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_MASK             0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_SHIFT            15
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_MASK             0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_SHIFT            14
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CAP0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved2_MASK             0x00003c00
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved2_SHIFT            10

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_MASK          0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_SHIFT         9
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_MASK          0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_SHIFT         8
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP3_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_MASK          0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_SHIFT         7
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_MASK          0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_SHIFT         6
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP2_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved3_MASK             0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_reserved3_SHIFT            5

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_MASK          0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_SHIFT         4
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_MASK          0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_SHIFT         3
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP1_G0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_MASK          0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_SHIFT         2
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V1_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_MASK          0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_SHIFT         1
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_V0_INTR_DEFAULT       0x00000001

/* BVNB_INTR2 :: PCI_MASK_STATUS :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_MASK          0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_SHIFT         0
#define BCHP_BVNB_INTR2_PCI_MASK_STATUS_CMP0_G0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_SET :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_MASK                0xf0000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved0_SHIFT               28

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_MASK                0x08000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_SHIFT               27
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_MASK                0x04000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_SHIFT               26
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_MASK                0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_SHIFT               25
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_MASK                0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_SHIFT               24
#define BCHP_BVNB_INTR2_PCI_MASK_SET_GFD0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved1_MASK                0x00fc0000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved1_SHIFT               18

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_MASK                0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_SHIFT               17
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP3_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_MASK                0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_SHIFT               16
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP2_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_MASK                0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_SHIFT               15
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP1_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_MASK                0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_SHIFT               14
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CAP0_INTR_DEFAULT             0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved2_MASK                0x00003c00
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved2_SHIFT               10

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_MASK             0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_SHIFT            9
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_MASK             0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_SHIFT            8
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP3_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_MASK             0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_SHIFT            7
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_MASK             0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_SHIFT            6
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP2_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved3_MASK                0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_SET_reserved3_SHIFT               5

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_MASK             0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_SHIFT            4
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_MASK             0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_SHIFT            3
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP1_G0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_MASK             0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_SHIFT            2
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V1_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_MASK             0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_SHIFT            1
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_V0_INTR_DEFAULT          0x00000001

/* BVNB_INTR2 :: PCI_MASK_SET :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_MASK             0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_SHIFT            0
#define BCHP_BVNB_INTR2_PCI_MASK_SET_CMP0_G0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xf0000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             28

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD3_INTR [27:27] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_MASK              0x08000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_SHIFT             27
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD2_INTR [26:26] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_MASK              0x04000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_SHIFT             26
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD1_INTR [25:25] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_MASK              0x02000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_SHIFT             25
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: GFD0_INTR [24:24] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_MASK              0x01000000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_SHIFT             24
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_GFD0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved1 [23:18] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved1_MASK              0x00fc0000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT             18

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP3_INTR [17:17] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_MASK              0x00020000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_SHIFT             17
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP2_INTR [16:16] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_MASK              0x00010000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_SHIFT             16
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP1_INTR [15:15] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_MASK              0x00008000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_SHIFT             15
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CAP0_INTR [14:14] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_MASK              0x00004000
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_SHIFT             14
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CAP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved2 [13:10] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved2_MASK              0x00003c00
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved2_SHIFT             10

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP3_V0_INTR [09:09] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP3_G0_INTR [08:08] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP3_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP2_V0_INTR [07:07] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_MASK           0x00000080
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_SHIFT          7
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP2_G0_INTR [06:06] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP2_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: reserved3 [05:05] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved3_MASK              0x00000020
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_reserved3_SHIFT             5

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_V0_INTR [04:04] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_MASK           0x00000010
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_SHIFT          4
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP1_G0_INTR [03:03] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_MASK           0x00000008
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_SHIFT          3
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP1_G0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V1_INTR [02:02] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_MASK           0x00000004
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_SHIFT          2
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_V0_INTR [01:01] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_MASK           0x00000002
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_SHIFT          1
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_V0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2 :: PCI_MASK_CLEAR :: CMP0_G0_INTR [00:00] */
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_MASK           0x00000001
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_SHIFT          0
#define BCHP_BVNB_INTR2_PCI_MASK_CLEAR_CMP0_G0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_BVNB_INTR2_H__ */

/* End of File */
