
# Messages from "go new"

Creating project directory 'C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers\Catapult'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Saving project file 'C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'markers.v39': elapsed time 14.65 seconds, memory usage 294576kB, peak memory usage 359400kB (SOL-9)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v13' at state 'new' (PRJ-2)
Branching solution 'solution.v14' at state 'new' (PRJ-2)
Branching solution 'solution.v15' at state 'new' (PRJ-2)
Branching solution 'solution.v16' at state 'new' (PRJ-2)
Branching solution 'solution.v17' at state 'new' (PRJ-2)
Branching solution 'solution.v18' at state 'new' (PRJ-2)
Branching solution 'solution.v18' at state 'new' (PRJ-2)
Branching solution 'solution.v18' at state 'new' (PRJ-2)
Branching solution 'solution.v19' at state 'new' (PRJ-2)
Branching solution 'solution.v20' at state 'new' (PRJ-2)
Branching solution 'solution.v20' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v20' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v20': elapsed time 1.08 seconds, memory usage 343464kB, peak memory usage 400336kB (SOL-9)
