[INF:CM0023] Creating log file ../../build/tests/PortRanges/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/PortRanges/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/PortRanges/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<176> s<175> l<1:1>
n<> u<1> t<Module_keyword> p<28> s<2> l<1:1> el<1:7>
n<DFlipflop8Bit> u<2> t<StringConst> p<28> s<27> l<1:8> el<1:21>
n<A1> u<3> t<StringConst> p<6> s<5> l<1:22> el<1:24>
n<> u<4> t<Constant_bit_select> p<5> l<1:24> el<1:24>
n<> u<5> t<Constant_select> p<6> c<4> l<1:24> el<1:24>
n<> u<6> t<Port_reference> p<7> c<3> l<1:22> el<1:24>
n<> u<7> t<Port_expression> p<8> c<6> l<1:22> el<1:24>
n<> u<8> t<Port> p<27> c<7> s<14> l<1:22> el<1:24>
n<Q1> u<9> t<StringConst> p<12> s<11> l<1:26> el<1:28>
n<> u<10> t<Constant_bit_select> p<11> l<1:28> el<1:28>
n<> u<11> t<Constant_select> p<12> c<10> l<1:28> el<1:28>
n<> u<12> t<Port_reference> p<13> c<9> l<1:26> el<1:28>
n<> u<13> t<Port_expression> p<14> c<12> l<1:26> el<1:28>
n<> u<14> t<Port> p<27> c<13> s<20> l<1:26> el<1:28>
n<A2> u<15> t<StringConst> p<18> s<17> l<1:30> el<1:32>
n<> u<16> t<Constant_bit_select> p<17> l<1:32> el<1:32>
n<> u<17> t<Constant_select> p<18> c<16> l<1:32> el<1:32>
n<> u<18> t<Port_reference> p<19> c<15> l<1:30> el<1:32>
n<> u<19> t<Port_expression> p<20> c<18> l<1:30> el<1:32>
n<> u<20> t<Port> p<27> c<19> s<26> l<1:30> el<1:32>
n<Q2> u<21> t<StringConst> p<24> s<23> l<1:34> el<1:36>
n<> u<22> t<Constant_bit_select> p<23> l<1:36> el<1:36>
n<> u<23> t<Constant_select> p<24> c<22> l<1:36> el<1:36>
n<> u<24> t<Port_reference> p<25> c<21> l<1:34> el<1:36>
n<> u<25> t<Port_expression> p<26> c<24> l<1:34> el<1:36>
n<> u<26> t<Port> p<27> c<25> l<1:34> el<1:36>
n<> u<27> t<List_of_ports> p<28> c<8> l<1:21> el<1:37>
n<> u<28> t<Module_nonansi_header> p<100> c<1> s<47> l<1:1> el<1:38>
n<> u<29> t<IntVec_TypeReg> p<40> s<39> l<3:8> el<3:11>
n<7> u<30> t<IntConst> p<31> l<3:13> el<3:14>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:13> el<3:14>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:13> el<3:14>
n<> u<33> t<Constant_expression> p<38> c<32> s<37> l<3:13> el<3:14>
n<0> u<34> t<IntConst> p<35> l<3:15> el<3:16>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:15> el<3:16>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:15> el<3:16>
n<> u<37> t<Constant_expression> p<38> c<36> l<3:15> el<3:16>
n<> u<38> t<Constant_range> p<39> c<33> l<3:13> el<3:16>
n<> u<39> t<Packed_dimension> p<40> c<38> l<3:12> el<3:17>
n<> u<40> t<Data_type> p<41> c<29> l<3:8> el<3:17>
n<> u<41> t<Data_type_or_implicit> p<42> c<40> l<3:8> el<3:17>
n<> u<42> t<Net_port_type> p<45> c<41> s<44> l<3:8> el<3:17>
n<Q1> u<43> t<StringConst> p<44> l<3:18> el<3:20>
n<> u<44> t<List_of_port_identifiers> p<45> c<43> l<3:18> el<3:20>
n<> u<45> t<Output_declaration> p<46> c<42> l<3:1> el<3:20>
n<> u<46> t<Port_declaration> p<47> c<45> l<3:1> el<3:20>
n<> u<47> t<Module_item> p<100> c<46> s<65> l<3:1> el<3:21>
n<> u<48> t<NetType_Wire> p<60> s<59> l<4:7> el<4:11>
n<7> u<49> t<IntConst> p<50> l<4:13> el<4:14>
n<> u<50> t<Primary_literal> p<51> c<49> l<4:13> el<4:14>
n<> u<51> t<Constant_primary> p<52> c<50> l<4:13> el<4:14>
n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<4:13> el<4:14>
n<0> u<53> t<IntConst> p<54> l<4:15> el<4:16>
n<> u<54> t<Primary_literal> p<55> c<53> l<4:15> el<4:16>
n<> u<55> t<Constant_primary> p<56> c<54> l<4:15> el<4:16>
n<> u<56> t<Constant_expression> p<57> c<55> l<4:15> el<4:16>
n<> u<57> t<Constant_range> p<58> c<52> l<4:13> el<4:16>
n<> u<58> t<Packed_dimension> p<59> c<57> l<4:12> el<4:17>
n<> u<59> t<Data_type_or_implicit> p<60> c<58> l<4:12> el<4:17>
n<> u<60> t<Net_port_type> p<63> c<48> s<62> l<4:7> el<4:17>
n<A1> u<61> t<StringConst> p<62> l<4:18> el<4:20>
n<> u<62> t<List_of_port_identifiers> p<63> c<61> l<4:18> el<4:20>
n<> u<63> t<Input_declaration> p<64> c<60> l<4:1> el<4:20>
n<> u<64> t<Port_declaration> p<65> c<63> l<4:1> el<4:20>
n<> u<65> t<Module_item> p<100> c<64> s<82> l<4:1> el<4:21>
n<7> u<66> t<IntConst> p<67> l<6:10> el<6:11>
n<> u<67> t<Primary_literal> p<68> c<66> l<6:10> el<6:11>
n<> u<68> t<Constant_primary> p<69> c<67> l<6:10> el<6:11>
n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<6:10> el<6:11>
n<0> u<70> t<IntConst> p<71> l<6:12> el<6:13>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:12> el<6:13>
n<> u<72> t<Constant_primary> p<73> c<71> l<6:12> el<6:13>
n<> u<73> t<Constant_expression> p<74> c<72> l<6:12> el<6:13>
n<> u<74> t<Constant_range> p<75> c<69> l<6:10> el<6:13>
n<> u<75> t<Packed_dimension> p<76> c<74> l<6:9> el<6:14>
n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<6:9> el<6:14>
n<> u<77> t<Net_port_type> p<80> c<76> s<79> l<6:9> el<6:14>
n<Q2> u<78> t<StringConst> p<79> l<6:15> el<6:17>
n<> u<79> t<List_of_port_identifiers> p<80> c<78> l<6:15> el<6:17>
n<> u<80> t<Output_declaration> p<81> c<77> l<6:1> el<6:17>
n<> u<81> t<Port_declaration> p<82> c<80> l<6:1> el<6:17>
n<> u<82> t<Module_item> p<100> c<81> s<99> l<6:1> el<6:18>
n<7> u<83> t<IntConst> p<84> l<7:9> el<7:10>
n<> u<84> t<Primary_literal> p<85> c<83> l<7:9> el<7:10>
n<> u<85> t<Constant_primary> p<86> c<84> l<7:9> el<7:10>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<7:9> el<7:10>
n<0> u<87> t<IntConst> p<88> l<7:11> el<7:12>
n<> u<88> t<Primary_literal> p<89> c<87> l<7:11> el<7:12>
n<> u<89> t<Constant_primary> p<90> c<88> l<7:11> el<7:12>
n<> u<90> t<Constant_expression> p<91> c<89> l<7:11> el<7:12>
n<> u<91> t<Constant_range> p<92> c<86> l<7:9> el<7:12>
n<> u<92> t<Packed_dimension> p<93> c<91> l<7:8> el<7:13>
n<> u<93> t<Data_type_or_implicit> p<94> c<92> l<7:8> el<7:13>
n<> u<94> t<Net_port_type> p<97> c<93> s<96> l<7:8> el<7:13>
n<A2> u<95> t<StringConst> p<96> l<7:14> el<7:16>
n<> u<96> t<List_of_port_identifiers> p<97> c<95> l<7:14> el<7:16>
n<> u<97> t<Input_declaration> p<98> c<94> l<7:1> el<7:16>
n<> u<98> t<Port_declaration> p<99> c<97> l<7:1> el<7:16>
n<> u<99> t<Module_item> p<100> c<98> l<7:1> el<7:17>
n<> u<100> t<Module_declaration> p<101> c<28> l<1:1> el<9:10>
n<> u<101> t<Description> p<175> c<100> s<174> l<1:1> el<9:10>
n<> u<102> t<Module_keyword> p<172> s<103> l<12:1> el<12:7>
n<DFlipflop8Bit2> u<103> t<StringConst> p<172> s<171> l<12:8> el<12:22>
n<> u<104> t<PortDir_Inp> p<117> s<116> l<12:23> el<12:28>
n<7> u<105> t<IntConst> p<106> l<12:30> el<12:31>
n<> u<106> t<Primary_literal> p<107> c<105> l<12:30> el<12:31>
n<> u<107> t<Constant_primary> p<108> c<106> l<12:30> el<12:31>
n<> u<108> t<Constant_expression> p<113> c<107> s<112> l<12:30> el<12:31>
n<0> u<109> t<IntConst> p<110> l<12:32> el<12:33>
n<> u<110> t<Primary_literal> p<111> c<109> l<12:32> el<12:33>
n<> u<111> t<Constant_primary> p<112> c<110> l<12:32> el<12:33>
n<> u<112> t<Constant_expression> p<113> c<111> l<12:32> el<12:33>
n<> u<113> t<Constant_range> p<114> c<108> l<12:30> el<12:33>
n<> u<114> t<Packed_dimension> p<115> c<113> l<12:29> el<12:34>
n<> u<115> t<Data_type_or_implicit> p<116> c<114> l<12:29> el<12:34>
n<> u<116> t<Net_port_type> p<117> c<115> l<12:29> el<12:34>
n<> u<117> t<Net_port_header> p<119> c<104> s<118> l<12:23> el<12:34>
n<A3> u<118> t<StringConst> p<119> l<12:35> el<12:37>
n<> u<119> t<Ansi_port_declaration> p<171> c<117> s<136> l<12:23> el<12:37>
n<> u<120> t<PortDir_Inp> p<134> s<133> l<13:23> el<13:28>
n<> u<121> t<NetType_Wire> p<133> s<132> l<13:29> el<13:33>
n<7> u<122> t<IntConst> p<123> l<13:35> el<13:36>
n<> u<123> t<Primary_literal> p<124> c<122> l<13:35> el<13:36>
n<> u<124> t<Constant_primary> p<125> c<123> l<13:35> el<13:36>
n<> u<125> t<Constant_expression> p<130> c<124> s<129> l<13:35> el<13:36>
n<0> u<126> t<IntConst> p<127> l<13:37> el<13:38>
n<> u<127> t<Primary_literal> p<128> c<126> l<13:37> el<13:38>
n<> u<128> t<Constant_primary> p<129> c<127> l<13:37> el<13:38>
n<> u<129> t<Constant_expression> p<130> c<128> l<13:37> el<13:38>
n<> u<130> t<Constant_range> p<131> c<125> l<13:35> el<13:38>
n<> u<131> t<Packed_dimension> p<132> c<130> l<13:34> el<13:39>
n<> u<132> t<Data_type_or_implicit> p<133> c<131> l<13:34> el<13:39>
n<> u<133> t<Net_port_type> p<134> c<121> l<13:29> el<13:39>
n<> u<134> t<Net_port_header> p<136> c<120> s<135> l<13:23> el<13:39>
n<A4> u<135> t<StringConst> p<136> l<13:40> el<13:42>
n<> u<136> t<Ansi_port_declaration> p<171> c<134> s<152> l<13:23> el<13:42>
n<> u<137> t<PortDir_Out> p<150> s<149> l<14:23> el<14:29>
n<7> u<138> t<IntConst> p<139> l<14:31> el<14:32>
n<> u<139> t<Primary_literal> p<140> c<138> l<14:31> el<14:32>
n<> u<140> t<Constant_primary> p<141> c<139> l<14:31> el<14:32>
n<> u<141> t<Constant_expression> p<146> c<140> s<145> l<14:31> el<14:32>
n<0> u<142> t<IntConst> p<143> l<14:33> el<14:34>
n<> u<143> t<Primary_literal> p<144> c<142> l<14:33> el<14:34>
n<> u<144> t<Constant_primary> p<145> c<143> l<14:33> el<14:34>
n<> u<145> t<Constant_expression> p<146> c<144> l<14:33> el<14:34>
n<> u<146> t<Constant_range> p<147> c<141> l<14:31> el<14:34>
n<> u<147> t<Packed_dimension> p<148> c<146> l<14:30> el<14:35>
n<> u<148> t<Data_type_or_implicit> p<149> c<147> l<14:30> el<14:35>
n<> u<149> t<Net_port_type> p<150> c<148> l<14:30> el<14:35>
n<> u<150> t<Net_port_header> p<152> c<137> s<151> l<14:23> el<14:35>
n<Q3> u<151> t<StringConst> p<152> l<14:36> el<14:38>
n<> u<152> t<Ansi_port_declaration> p<171> c<150> s<170> l<14:23> el<14:38>
n<> u<153> t<PortDir_Out> p<168> s<167> l<15:23> el<15:29>
n<> u<154> t<IntVec_TypeReg> p<165> s<164> l<15:30> el<15:33>
n<7> u<155> t<IntConst> p<156> l<15:35> el<15:36>
n<> u<156> t<Primary_literal> p<157> c<155> l<15:35> el<15:36>
n<> u<157> t<Constant_primary> p<158> c<156> l<15:35> el<15:36>
n<> u<158> t<Constant_expression> p<163> c<157> s<162> l<15:35> el<15:36>
n<0> u<159> t<IntConst> p<160> l<15:37> el<15:38>
n<> u<160> t<Primary_literal> p<161> c<159> l<15:37> el<15:38>
n<> u<161> t<Constant_primary> p<162> c<160> l<15:37> el<15:38>
n<> u<162> t<Constant_expression> p<163> c<161> l<15:37> el<15:38>
n<> u<163> t<Constant_range> p<164> c<158> l<15:35> el<15:38>
n<> u<164> t<Packed_dimension> p<165> c<163> l<15:34> el<15:39>
n<> u<165> t<Data_type> p<166> c<154> l<15:30> el<15:39>
n<> u<166> t<Data_type_or_implicit> p<167> c<165> l<15:30> el<15:39>
n<> u<167> t<Net_port_type> p<168> c<166> l<15:30> el<15:39>
n<> u<168> t<Net_port_header> p<170> c<153> s<169> l<15:23> el<15:39>
n<Q4> u<169> t<StringConst> p<170> l<15:40> el<15:42>
n<> u<170> t<Ansi_port_declaration> p<171> c<168> l<15:23> el<15:42>
n<> u<171> t<List_of_port_declarations> p<172> c<119> l<12:22> el<15:43>
n<> u<172> t<Module_ansi_header> p<173> c<102> l<12:1> el<15:44>
n<> u<173> t<Module_declaration> p<174> c<172> l<12:1> el<17:10>
n<> u<174> t<Description> p<175> c<173> l<12:1> el<17:10>
n<> u<175> t<Source_text> p<176> c<101> l<1:1> el<17:10>
n<> u<176> t<Top_level_rule> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1: No timescale set for "DFlipflop8Bit".

[WRN:PA0205] dut.sv:12: No timescale set for "DFlipflop8Bit2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@DFlipflop8Bit".

[INF:CP0303] dut.sv:12: Compile module "work@DFlipflop8Bit2".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "Q2".

[NTE:CP0309] dut.sv:14: Implicit port type (wire) for "Q3".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@DFlipflop8Bit".

[NTE:EL0503] dut.sv:12: Top level module "work@DFlipflop8Bit2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PortRanges/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PortRanges/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PortRanges/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@DFlipflop8Bit)
|vpiName:work@DFlipflop8Bit
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@DFlipflop8Bit
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@DFlipflop8Bit
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@DFlipflop8Bit
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@DFlipflop8Bit
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_logic_var: 
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@DFlipflop8Bit
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@DFlipflop8Bit
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@DFlipflop8Bit (work@DFlipflop8Bit) dut.sv:1:1: , endln:9:10, parent:work@DFlipflop8Bit
  |vpiDefName:work@DFlipflop8Bit
  |vpiFullName:work@DFlipflop8Bit
  |vpiPort:
  \_port: (A1), line:1:22, parent:work@DFlipflop8Bit
    |vpiName:A1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.A1), line:1:22, parent:work@DFlipflop8Bit
        |vpiName:A1
        |vpiFullName:work@DFlipflop8Bit.A1
        |vpiNetType:1
  |vpiPort:
  \_port: (Q1), line:1:26, parent:work@DFlipflop8Bit
    |vpiName:Q1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.Q1), line:1:26, parent:work@DFlipflop8Bit
        |vpiName:Q1
        |vpiFullName:work@DFlipflop8Bit.Q1
        |vpiNetType:48
  |vpiPort:
  \_port: (A2), line:1:30, parent:work@DFlipflop8Bit
    |vpiName:A2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.A2), line:1:30, parent:work@DFlipflop8Bit
        |vpiName:A2
        |vpiFullName:work@DFlipflop8Bit.A2
  |vpiPort:
  \_port: (Q2), line:1:34, parent:work@DFlipflop8Bit
    |vpiName:Q2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.Q2), line:1:34, parent:work@DFlipflop8Bit
        |vpiName:Q2
        |vpiFullName:work@DFlipflop8Bit.Q2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.A1), line:1:22, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.Q1), line:1:26, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.A2), line:1:30, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.Q2), line:1:34, parent:work@DFlipflop8Bit
|uhdmallModules:
\_module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2) dut.sv:12:1: , endln:17:10, parent:work@DFlipflop8Bit
  |vpiDefName:work@DFlipflop8Bit2
  |vpiFullName:work@DFlipflop8Bit2
  |vpiPort:
  \_port: (A3), line:12:35, parent:work@DFlipflop8Bit2
    |vpiName:A3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.A3), line:12:35, parent:work@DFlipflop8Bit2
        |vpiName:A3
        |vpiFullName:work@DFlipflop8Bit2.A3
  |vpiPort:
  \_port: (A4), line:13:40, parent:work@DFlipflop8Bit2
    |vpiName:A4
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.A4), line:13:40, parent:work@DFlipflop8Bit2
        |vpiName:A4
        |vpiFullName:work@DFlipflop8Bit2.A4
        |vpiNetType:1
  |vpiPort:
  \_port: (Q3), line:14:36, parent:work@DFlipflop8Bit2
    |vpiName:Q3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.Q3), line:14:36, parent:work@DFlipflop8Bit2
        |vpiName:Q3
        |vpiFullName:work@DFlipflop8Bit2.Q3
  |vpiPort:
  \_port: (Q4), line:15:40, parent:work@DFlipflop8Bit2
    |vpiName:Q4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.Q4), line:15:40, parent:work@DFlipflop8Bit2
        |vpiName:Q4
        |vpiFullName:work@DFlipflop8Bit2.Q4
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.A3), line:12:35, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.A4), line:13:40, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.Q3), line:14:36, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.Q4), line:15:40, parent:work@DFlipflop8Bit2
|uhdmtopModules:
\_module: work@DFlipflop8Bit (work@DFlipflop8Bit) dut.sv:1:1: , endln:9:10
  |vpiDefName:work@DFlipflop8Bit
  |vpiName:work@DFlipflop8Bit
  |vpiPort:
  \_port: (A1), line:1:22, endln:1:24, parent:work@DFlipflop8Bit
    |vpiName:A1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.A1), line:1:22, endln:1:24, parent:work@DFlipflop8Bit
        |vpiName:A1
        |vpiFullName:work@DFlipflop8Bit.A1
        |vpiNetType:1
        |vpiRange:
        \_range: , line:4:13, endln:4:16
          |vpiLeftRange:
          \_constant: , line:4:13, endln:4:14
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:4:15, endln:4:16
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (Q1), line:1:26, endln:1:28, parent:work@DFlipflop8Bit
    |vpiName:Q1
    |vpiDirection:2
    |vpiTypedef:
    \_logic_typespec: , line:3:8, endln:3:11
      |vpiRange:
      \_range: , line:3:13, endln:3:16, parent:Q1
        |vpiLeftRange:
        \_constant: , line:3:13, endln:3:14
          |vpiConstType:9
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
        |vpiRightRange:
        \_constant: , line:3:15, endln:3:16
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.Q1), line:1:26, endln:1:28, parent:work@DFlipflop8Bit
        |vpiName:Q1
        |vpiFullName:work@DFlipflop8Bit.Q1
        |vpiNetType:48
        |vpiRange:
        \_range: , line:3:13, endln:3:16
          |vpiLeftRange:
          \_constant: , line:3:13, endln:3:14
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:3:15, endln:3:16
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (A2), line:1:30, endln:1:32, parent:work@DFlipflop8Bit
    |vpiName:A2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.A2), line:1:30, endln:1:32, parent:work@DFlipflop8Bit
        |vpiName:A2
        |vpiFullName:work@DFlipflop8Bit.A2
        |vpiRange:
        \_range: , line:7:9, endln:7:12
          |vpiLeftRange:
          \_constant: , line:7:9, endln:7:10
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:7:11, endln:7:12
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (Q2), line:1:34, endln:1:36, parent:work@DFlipflop8Bit
    |vpiName:Q2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit.Q2), line:1:34, endln:1:36, parent:work@DFlipflop8Bit
        |vpiName:Q2
        |vpiFullName:work@DFlipflop8Bit.Q2
        |vpiRange:
        \_range: , line:6:10, endln:6:13
          |vpiLeftRange:
          \_constant: , line:6:10, endln:6:11
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:6:12, endln:6:13
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.A1), line:1:22, endln:1:24, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.Q1), line:1:26, endln:1:28, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.A2), line:1:30, endln:1:32, parent:work@DFlipflop8Bit
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit.Q2), line:1:34, endln:1:36, parent:work@DFlipflop8Bit
|uhdmtopModules:
\_module: work@DFlipflop8Bit2 (work@DFlipflop8Bit2) dut.sv:12:1: , endln:17:10
  |vpiDefName:work@DFlipflop8Bit2
  |vpiName:work@DFlipflop8Bit2
  |vpiPort:
  \_port: (A3), line:12:35, endln:12:37, parent:work@DFlipflop8Bit2
    |vpiName:A3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37, parent:work@DFlipflop8Bit2
        |vpiName:A3
        |vpiFullName:work@DFlipflop8Bit2.A3
        |vpiRange:
        \_range: , line:12:30, endln:12:33
          |vpiLeftRange:
          \_constant: , line:12:30, endln:12:31
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:12:32, endln:12:33
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (A4), line:13:40, endln:13:42, parent:work@DFlipflop8Bit2
    |vpiName:A4
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42, parent:work@DFlipflop8Bit2
        |vpiName:A4
        |vpiFullName:work@DFlipflop8Bit2.A4
        |vpiNetType:1
        |vpiRange:
        \_range: , line:13:35, endln:13:38
          |vpiLeftRange:
          \_constant: , line:13:35, endln:13:36
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:13:37, endln:13:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (Q3), line:14:36, endln:14:38, parent:work@DFlipflop8Bit2
    |vpiName:Q3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38, parent:work@DFlipflop8Bit2
        |vpiName:Q3
        |vpiFullName:work@DFlipflop8Bit2.Q3
        |vpiRange:
        \_range: , line:14:31, endln:14:34
          |vpiLeftRange:
          \_constant: , line:14:31, endln:14:32
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:14:33, endln:14:34
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiPort:
  \_port: (Q4), line:15:40, endln:15:42, parent:work@DFlipflop8Bit2
    |vpiName:Q4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42, parent:work@DFlipflop8Bit2
        |vpiName:Q4
        |vpiFullName:work@DFlipflop8Bit2.Q4
        |vpiNetType:48
        |vpiRange:
        \_range: , line:15:35, endln:15:38
          |vpiLeftRange:
          \_constant: , line:15:35, endln:15:36
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:15:37, endln:15:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.A3), line:12:35, endln:12:37, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.A4), line:13:40, endln:13:42, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.Q3), line:14:36, endln:14:38, parent:work@DFlipflop8Bit2
  |vpiNet:
  \_logic_net: (work@DFlipflop8Bit2.Q4), line:15:40, endln:15:42, parent:work@DFlipflop8Bit2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 9

