vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntrl_0_0/sim/design_1_dlmb_bram_if_cntrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntrl_0_0/sim/design_1_ilmb_bram_if_cntrl_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ipshared/2af8/src/axis_rx_tagger.vhd" \
"../../../bd/design_1/ip/design_1_axis_rx_tagger_0_0/sim/design_1_axis_rx_tagger_0_0.vhd" \
"../../../bd/design_1/ipshared/27e7/src/axis_tx_tagger.vhd" \
"../../../bd/design_1/ip/design_1_axis_tx_tagger_0_0/sim/design_1_axis_tx_tagger_0_0.vhd" \
"../../../bd/design_1/ipshared/sgp_types.vhd" \
"../../../bd/design_1/ipshared/f8c0/src/sgp_renderOutput_axi_lite_regs.vhd" \
"../../../bd/design_1/ipshared/f8c0/src/sgp_renderOutput.vhd" \
"../../../bd/design_1/ip/design_1_sgp_renderOutput_0/sim/design_1_sgp_renderOutput_0.vhd" \
"../../../bd/design_1/ipshared/abbc/src/vertexFetch_axi_lite_regs.vhd" \
"../../../bd/design_1/ipshared/abbc/src/vertexFetch_core.vhd" \
"../../../bd/design_1/ip/design_1_vertexFetch_core_0_0/sim/design_1_vertexFetch_core_0_0.vhd" \
"../../../bd/design_1/ip/design_1_vertex_buffer_FIFO_0/sim/design_1_vertex_buffer_FIFO_0.vhd" \
"../../../bd/design_1/ipshared/9dd0/src/sgp_viewPort_axi_lite_regs.vhd" \
"../../../bd/design_1/ipshared/9dd0/src/sgp_viewPort.vhd" \
"../../../bd/design_1/ip/design_1_sgp_viewPort_0/sim/design_1_sgp_viewPort_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/ip/design_1_memory_dma_0/sim/design_1_memory_dma_0.vhd" \
"../../../bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_1/sim/bd_6231_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_2/sim/bd_6231_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_3/sim/bd_6231_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_system_dma_0/sim/design_1_system_dma_0.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../sgp_system.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
