// Seed: 2609827604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_9 = 0;
  input wire id_1;
  parameter id_5 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd38,
    parameter id_5  = 32'd70,
    parameter id_9  = 32'd21
) (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output logic id_4,
    input tri1 _id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    output tri1 _id_9
);
  localparam id_11 = 1'b0;
  always id_4 <= -1;
  wire id_12;
  wire id_13;
  wire [id_11 : 1 'b0] id_14;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_12
  );
  logic [id_9 : id_5  >>  id_9] id_15;
  ;
endmodule
