
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.424886                       # Number of seconds simulated
sim_ticks                                424885527500                       # Number of ticks simulated
final_tick                               924985607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226440                       # Simulator instruction rate (inst/s)
host_op_rate                                   226440                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32070330                       # Simulator tick rate (ticks/s)
host_mem_usage                                2337120                       # Number of bytes of host memory used
host_seconds                                 13248.56                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       179456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4124288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4303744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       179456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        179456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2932096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2932096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        64442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       422363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      9706822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10129185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       422363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           422363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6900908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6900908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6900908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       422363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      9706822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17030093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       67246                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      45814                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     67246                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    45814                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    4303744                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 2932096                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              4303744                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              2932096                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                4312                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                4148                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3685                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                4165                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                4262                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3585                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                4160                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                4100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                4428                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3930                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3684                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               4112                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4746                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               5148                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               4152                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               4617                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3018                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2666                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2666                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                2961                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2761                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2559                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2640                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                2851                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                2918                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2832                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2681                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               2954                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3144                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3292                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               2902                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               2969                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  424742240500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 67246                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                45814                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   52984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.513082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.754879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.786888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           21885     47.36%     47.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10798     23.37%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           7320     15.84%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2196      4.75%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            985      2.13%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            888      1.92%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            408      0.88%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            363      0.79%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            227      0.49%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            208      0.45%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            101      0.22%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768             97      0.21%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             64      0.14%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             68      0.15%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             51      0.11%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            49      0.11%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            36      0.08%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            35      0.08%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            26      0.06%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            38      0.08%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            22      0.05%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            33      0.07%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            34      0.07%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            46      0.10%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            21      0.05%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            12      0.03%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            19      0.04%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            53      0.11%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            12      0.03%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             7      0.02%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             4      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            30      0.06%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112            10      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             7      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             4      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304            11      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             2      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             1      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496             2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             6      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             2      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688             2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             7      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46207                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1698626000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3314591000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  336170000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1279795000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     25264.39                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19034.94                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                49299.33                       # Average memory access latency
system.mem_ctrls.avgRdBW                        10.13                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         6.90                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                10.13                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 6.90                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.45                       # Average write queue length over time
system.mem_ctrls.readRowHits                    47636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3756786.14                       # Average gap between requests
system.membus.throughput                     17030093                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               32548                       # Transaction distribution
system.membus.trans_dist::ReadResp              32548                       # Transaction distribution
system.membus.trans_dist::Writeback             45814                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34698                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       180306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 180306                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      7235840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             7235840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                7235840                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           239786000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          318825500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196061442                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139767393                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4906634                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137754465                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128642255                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.385180                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22170101                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33378                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            627078258                       # DTB read hits
system.switch_cpus.dtb.read_misses             638445                       # DTB read misses
system.switch_cpus.dtb.read_acv                   221                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627716703                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160036779                       # DTB write hits
system.switch_cpus.dtb.write_misses            114898                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160151677                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787115037                       # DTB hits
system.switch_cpus.dtb.data_misses             753343                       # DTB misses
system.switch_cpus.dtb.data_acv                   221                       # DTB access violations
system.switch_cpus.dtb.data_accesses        787868380                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250259479                       # ITB hits
system.switch_cpus.itb.fetch_misses              3665                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250263144                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                849771057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    255903400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2227775921                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196061442                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150812356                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383712479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21411658                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      190503809                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21728                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250259479                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1795947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    846100305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.632993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.378807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        462387826     54.65%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36748572      4.34%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34540210      4.08%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22195306      2.62%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36060024      4.26%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16929516      2.00%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19246124      2.27%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32945225      3.89%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185047502     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    846100305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.230723                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.621619                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        284510208                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     165433652                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         353063989                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27318561                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15773894                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23643649                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        200880                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2208303638                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        256944                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15773894                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        298120430                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7006014                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96705312                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366948030                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61546624                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2190667701                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1587                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         150782                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      46541920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1802210474                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3074440155                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3028183908                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46256247                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        118439799                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249397                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          570                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         169801757                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638104021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166736486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27449662                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18081601                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2116253458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2075220258                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1072363                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    115426981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     77316458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    846100305                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.452688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.017799                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    194332707     22.97%     22.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    128231395     15.16%     38.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    138103546     16.32%     54.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    128900875     15.23%     69.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100204565     11.84%     81.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83511771      9.87%     91.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47545934      5.62%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21729669      2.57%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3539843      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    846100305                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5606511     24.26%     24.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2062      0.01%     24.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           746      0.00%     24.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1216      0.01%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           134      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         1009      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             8      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          174      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13789340     59.66%     83.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3711007     16.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1248050933     60.14%     60.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9403067      0.45%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12037683      0.58%     61.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       389467      0.02%     61.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6514436      0.31%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       191379      0.01%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2061996      0.10%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          398      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631558933     30.43%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160897521      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2075220258                       # Type of FU issued
system.switch_cpus.iq.rate                   2.442093                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23112207                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011137                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4950687116                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2195703413                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2022344897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70038274                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36184522                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34822845                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2059153894                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35064126                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24707716                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30457301                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       141391                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       209149                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9725952                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2817                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15773894                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2347929                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         43858                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2159111956                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2627392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638104021                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166736486                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          566                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          17538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          5853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       209149                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3440353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1640127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5080480                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2065243495                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627728051                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9976762                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42857399                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            787879815                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180789952                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160151764                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.430353                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2060119993                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2057167742                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276188532                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1536407192                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.420849                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830632                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    107409245                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4721830                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    830326411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.456570                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.729241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    277744971     33.45%     33.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    162544296     19.58%     53.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88956226     10.71%     63.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50161211      6.04%     69.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60874309      7.33%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41987714      5.06%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31371784      3.78%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26339010      3.17%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     90346890     10.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    830326411                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      90346890                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2882190106                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4310127516                       # The number of ROB writes
system.switch_cpus.timesIdled                   27114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3670752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.424886                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.424886                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.353575                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.353575                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2927040857                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1708897513                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25187700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23529582                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4350588                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               625                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.019073                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  508770000                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  339247737                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         504192.057617                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         456527.700024                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          960719.757641                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 108                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 108                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 4710833.333333                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 3141182.750000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.599952                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.400048                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1871.889149                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        30240                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        30240                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            6                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         11025                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2          11362                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      3497673                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      3497342                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1     0.055556                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58714                       # number of replacements
system.l2.tags.tagsinuse                 31987.183258                       # Cycle average of tags in use
system.l2.tags.total_refs                     6045278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.571353                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22642.855427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1187.883163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6575.477177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        910.651201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        670.316290                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.691005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.036251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.200668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.020456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976171                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       421801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2042813                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2464614                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2481122                       # number of Writeback hits
system.l2.Writeback_hits::total               2481122                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       943258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                943258                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        421801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2986071                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3407872                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       421801                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2986071                       # number of overall hits
system.l2.overall_hits::total                 3407872                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        29744                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32548                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        34698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34698                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        64442                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67246                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2804                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        64442                       # number of overall misses
system.l2.overall_misses::total                 67246                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    218532750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2139092000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2357624750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3212592250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3212592250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    218532750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5351684250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5570217000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    218532750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5351684250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5570217000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       424605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2072557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2497162                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2481122                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2481122                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       977956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            977956                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       424605                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3050513                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3475118                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       424605                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3050513                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3475118                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.014351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013034                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.035480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035480                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.021125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019351                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.021125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019351                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77936.073466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 71916.756321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72435.318606                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92587.245663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92587.245663                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77936.073466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83046.526334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82833.432472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77936.073466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83046.526334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82833.432472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                45814                       # number of writebacks
system.l2.writebacks::total                     45814                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        29744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32548                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        34698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34698                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        64442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        64442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67246                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    186334250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1797508000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1983842250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2814231750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2814231750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    186334250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4611739750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4798074000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    186334250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4611739750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4798074000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.014351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013034                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.035480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035480                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.021125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.021125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019351                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66453.013552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 60432.625067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 60951.279649                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81106.454262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81106.454262                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 66453.013552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71564.193383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71351.069209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 66453.013552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71564.193383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71351.069209                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   897181173                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2497162                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2497162                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2481122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           977956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          977955                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       849210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8582147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9431357                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27174720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    354024576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          381199296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             381199296                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5459242000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         638590476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4591288680                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1849971214                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6524264.596197                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6524264.596197                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            424605                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378405870                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            425629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            889.050958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   952.472123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    71.527877                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.930149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.069851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    249832944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       249832944                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    249832944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        249832944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    249832944                       # number of overall hits
system.cpu.icache.overall_hits::total       249832944                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       426535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        426535                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       426535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         426535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       426535                       # number of overall misses
system.cpu.icache.overall_misses::total        426535                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2547143179                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2547143179                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2547143179                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2547143179                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2547143179                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2547143179                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250259479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250259479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250259479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250259479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250259479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250259479                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001704                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001704                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001704                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001704                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001704                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5971.709658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5971.709658                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5971.709658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5971.709658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5971.709658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5971.709658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.032258                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1930                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1930                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1930                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1930                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1930                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1930                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       424605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424605                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       424605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       424605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424605                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1567685522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1567685522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1567685522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1567685522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1567685522                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1567685522                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001697                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001697                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001697                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001697                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001697                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3692.103301                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3692.103301                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3692.103301                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3692.103301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3692.103301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3692.103301                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          775570510                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           73868834                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15060985.543602                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1572767.998818                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16633753.542420                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          574                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          574                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1351168.135889                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 128691.348432                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.913038                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.086962                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      60.443442                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1148                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1148                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        14116                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        21472                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        35588                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       551040                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       551040                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    24.592334                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3028252                       # number of replacements
system.cpu.dcache.tags.tagsinuse           963.080940                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           754966971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3029212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            249.228833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   961.434245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.646695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.938901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940509                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    598996255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       598996255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    155036626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      155036626                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          488                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    754032881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        754032881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    754032881                       # number of overall hits
system.cpu.dcache.overall_hits::total       754032881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3346840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3346840                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1973416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1973416                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5320256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5320256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5320256                       # number of overall misses
system.cpu.dcache.overall_misses::total       5320256                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  23574164424                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23574164424                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21602844831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21602844831                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  45177009255                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45177009255                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  45177009255                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45177009255                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602343095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602343095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759353137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759353137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759353137                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759353137                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012569                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7043.708221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7043.708221                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10946.928996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10946.928996                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8491.510419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8491.510419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8491.510419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8491.510419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       258623                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3716                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              58                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.469167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.068966                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2481122                       # number of writebacks
system.cpu.dcache.writebacks::total           2481122                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1274182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1274182                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       995565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       995565                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2269747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2269747                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2269747                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2269747                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2072658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2072658                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       977851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       977851                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3050509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3050509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3050509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3050509                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   8993186567                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8993186567                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6373582861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6373582861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  15366769428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15366769428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  15366769428                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15366769428                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004017                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4338.963093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4338.963093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6517.948911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6517.948911                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  5037.444383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5037.444383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  5037.444383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5037.444383                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
