# ALU_Verification_IP
Verification IP for ALU written using SystemVerilog (UVM)

### This Document is organized as follows -
  1.  Project Information
  2.  Usage
  3.  Results
  4.  References

### Project Information
Understanding the flow of data in UVM is pretty confusing. For this project I have used, the below diagram as a reference.

![Testbench Arhitecture](top_image.png)
