Archive member included to satisfy reference by file (symbol)

.\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                              .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o (CyIntEnable)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o) (CySysClkWcoEnabled)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (I2C_Start)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o) (I2C_I2CInit)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (I2C_I2CSlaveStatus)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (SPI_Start)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (SPI_SpiUartPutArray)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o) (SPI_SpiPostEnable)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o) (SPI_SPI_UART_ISR)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o) (SPI_ss2_m_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o) (SPI_ss1_m_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o) (SPI_sclk_m_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o) (SPI_ss0_m_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (ant1_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (ant2_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
                              .\CortexM0p\ARM_GCC_541\Debug\main.o (ant3_Write)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o) (CyDelayCycles)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o) (CySysFlashSetWaitCycles)
.\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o) (I2C_I2C_ISR)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o) (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o) (memcpy)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

I2C_slRdBufIndex    0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
i2cWriteBuffer      0x5               .\CortexM0p\ARM_GCC_541\Debug\main.o
I2C_slRdBufIndexTmp
                    0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_state           0x1               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
I2C_slStatus        0x1               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slWrBufIndex    0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slRdBufSize     0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slWrBufSize     0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slWrBufPtr      0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slRdBufPtr      0x4               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
I2C_slOverFlowCount
                    0x1               .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text          0x00000000       0x78 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .data          0x00000000        0x4 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .text._exit    0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .text._sbrk    0x00000000       0x30 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .bss           0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x94 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysEnablePumpClock
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkGetSysclkSource
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkWriteSysclkDiv
                0x00000000       0x24 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkWriteHfclkDiv
                0x00000000       0x24 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkEcoStop
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkEcoReadStatus
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkConfigureEcoTrim
                0x00000000       0x60 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkConfigureEcoDrive
                0x00000000      0x174 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllStop
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllSetBypassMode
                0x00000000       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllGetUnlockStatus
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllSetSource
                0x00000000       0x78 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysGetResetReason
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyEnableInts
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllGetLockStatus
                0x00000000       0x40 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllGetBypassMode
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllConfigChangeAllowed
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllSetPQ
                0x00000000       0xa4 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllSetOutputDivider
                0x00000000       0x58 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllSetFrequency
                0x00000000      0x110 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkEcoStart
                0x00000000       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkPllStart
                0x00000000       0x9c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x44 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetRamAccessArbPriority
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetFlashAccessArbPriority
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetDmacAccessArbPriority
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetPeripheralAccessArbPriority
                0x00000000       0x68 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStart
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStop
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStartMeasurement
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStopMeasurement
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloCompensate
                0x00000000      0x10c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoStart
                0x00000000       0x40 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoStop
                0x00000000       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoSetPowerMode
                0x00000000       0x4c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoClockOutSelect
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetEnabledStatus
                0x00000000       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtEnable
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetMatch
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetMatch
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetCount
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetIgnoreBits
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetIgnoreBits
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtClearInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtMaskInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtUnmaskInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetInterruptCallback
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetInterruptCallback
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtIsr
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetEnabledStatus
                0x00000000       0x24 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetMode
                0x00000000       0x40 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetClearOnMatch
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetClearOnMatch
                0x00000000       0x24 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerEnable
                0x00000000       0x3c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDisable
                0x00000000       0x3c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetCascade
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetCascade
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetMatch
                0x00000000       0x54 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetToggleBit
                0x00000000       0x30 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetToggleBit
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetMatch
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetCount
                0x00000000       0x3c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetInterruptSource
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerSetInterruptCallback
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerGetInterruptCallback
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerEnableIsr
                0x00000000       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDisableIsr
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerResetCounters
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDelayUntilMatch
                0x00000000       0x6c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDelay
                0x00000000       0x3c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .rodata        0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_ScbModeStop
                0x00000000        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_Stop
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_SetCustomInterruptHandler
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .text.I2C_I2CStop
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .text.I2C_I2CSlaveSetAddress
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .text.I2C_I2CSlaveSetAddressMask
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .text.I2C_I2CSlaveGetReadBufSize
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_ScbModeStop
                0x00000000        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_Stop
                0x00000000       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_SetCustomInterruptHandler
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartReadRxData
                0x00000000        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartGetRxBufferSize
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartClearRxBuffer
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartGetTxBufferSize
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartClearTxBuffer
                0x00000000       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartDisableIntRx
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text.SPI_SpiUartDisableIntTx
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .text.SPI_SpiStop
                0x00000000       0x9c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .text.SPI_SpiSetSlaveSelectPolarity
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_SetDriveMode
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_Write
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text.SPI_ss2_m_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_SetDriveMode
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_Write
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text.SPI_ss1_m_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_SetDriveMode
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_Write
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text.SPI_sclk_m_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_SetDriveMode
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_Write
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text.SPI_ss0_m_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text.ant1_SetDriveMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text.ant1_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text.ant1_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text.ant1_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text.ant1_ClearInterrupt
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text.ant2_SetDriveMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text.ant2_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text.ant2_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text.ant2_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text.ant2_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .text.ant3_SetDriveMode
                0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .text.ant3_Read
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .text.ant3_ReadDataReg
                0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .text.ant3_SetInterruptMode
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .text.ant3_ClearInterrupt
                0x00000000       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .bss           0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySysFlashClockBackup
                0x00000000       0x64 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySysFlashClockConfig
                0x00000000       0x54 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySysFlashClockRestore
                0x00000000       0x64 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySysFlashWriteRow
                0x00000000      0x120 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySysSFlashWriteUserRow
                0x00000000      0x10c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
 .data          0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
 .bss           0x00000000        0x0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
 .text          0x00000000      0x114 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .text          0x00000000      0x1d4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .text          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text.memcpy   0x00000000       0x12 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .text.memset   0x00000000       0x10 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00020000         xr
ram              0x20000000         0x00004000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
START GROUP
LOAD .\CortexM0p\ARM_GCC_541\Debug\main.o
LOAD .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
LOAD .\CortexM0p\ARM_GCC_541\Debug\Design01.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                0x00000000                CY_APP_FOR_STACK_AND_COPIER = 0x0
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20004000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0000ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000001                cy_project_type_bootloader = (appl_start == 0x0)?0x1:0x0
                0x00000000                cy_project_type_app_for_stack_and_copier = (CY_APP_FOR_STACK_AND_COPIER == 0x1)?0x1:0x0

.text           0x00000000     0x108c
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010        0xc .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.psocinit)
 .psocinit      0x0000001c      0x144 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x000000c0                cyfitter_cfg
                0x00000160                . = MAX (., 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000160       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text.pollI2CwriteBuffer
                0x000001c0       0xa0 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .text.main     0x00000260       0x44 .\CortexM0p\ARM_GCC_541\Debug\main.o
                0x00000260                main
 .text.AnalogSetDefault
                0x000002a4       0x18 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.IntDefaultHandler
                0x000002bc       0x10 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x000002bc                IntDefaultHandler
 .text.Start_c  0x000002cc       0x48 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x000002cc                Start_c
 .text.initialize_psoc
                0x00000314       0x40 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x00000314                initialize_psoc
 .text.CySysClkImoDisableWcoLock
                0x00000354       0x4c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000354                CySysClkImoDisableWcoLock
 .text.CySysClkImoGetWcoLock
                0x000003a0       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000003a0                CySysClkImoGetWcoLock
 .text.CyIntEnable
                0x000003b4       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000003b4                CyIntEnable
 .text.CyIntDisable
                0x000003c8       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000003c8                CyIntDisable
 .text.CyHalt   0x000003dc        0x4 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000003dc                CyHalt
 .text.CyIntSetVector
                0x000003e0       0x24 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000003e0                CyIntSetVector
 .text.CyIntSetPriority
                0x00000404       0x4c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000404                CyIntSetPriority
 .text.CyDelay  0x00000450       0x30 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000450                CyDelay
 .text.CySysClkImoEnableWcoLock
                0x00000480       0xd0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000480                CySysClkImoEnableWcoLock
 .text.CySysClkWriteImoFreq
                0x00000550       0xd8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000550                CySysClkWriteImoFreq
 .text.CyDelayUs
                0x00000628       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000628                CyDelayUs
 .text.CySysClkGetTimerSource
                0x0000063c       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoEnabled
                0x0000064c       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x0000064c                CySysClkWcoEnabled
 .text.CySysWdtDisable
                0x00000660       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000660                CySysWdtDisable
 .text.CySysClkSetTimerSource
                0x00000670       0x68 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000670                CySysClkSetTimerSource
 .text.CySysTimerClearInterrupt
                0x000006d8       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x000006d8                CySysTimerClearInterrupt
 .text.CySysTimerIsr
                0x00000704       0xa4 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000704                CySysTimerIsr
 .text.I2C_ScbEnableIntr
                0x000007a8        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .text.I2C_Init
                0x000007b4        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                0x000007b4                I2C_Init
 .text.I2C_Enable
                0x000007bc       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                0x000007bc                I2C_Enable
 .text.I2C_Start
                0x000007d4       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                0x000007d4                I2C_Start
 .text.I2C_I2CInit
                0x000007f4       0xcc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
                0x000007f4                I2C_I2CInit
 .text.I2C_I2CFwBlockReset
                0x000008c0       0x5c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
                0x000008c0                I2C_I2CFwBlockReset
 .text.I2C_I2CSlaveStatus
                0x0000091c        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x0000091c                I2C_I2CSlaveStatus
 .text.I2C_I2CSlaveClearReadStatus
                0x00000928       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x00000928                I2C_I2CSlaveClearReadStatus
 .text.I2C_I2CSlaveClearWriteStatus
                0x00000950       0x28 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x00000950                I2C_I2CSlaveClearWriteStatus
 .text.I2C_I2CSlaveInitReadBuf
                0x00000978       0x3c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x00000978                I2C_I2CSlaveInitReadBuf
 .text.I2C_I2CSlaveInitWriteBuf
                0x000009b4       0x34 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x000009b4                I2C_I2CSlaveInitWriteBuf
 .text.I2C_I2CSlaveGetWriteBufSize
                0x000009e8        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x000009e8                I2C_I2CSlaveGetWriteBufSize
 .text.I2C_I2CSlaveClearReadBuf
                0x000009f4        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x000009f4                I2C_I2CSlaveClearReadBuf
 .text.I2C_I2CSlaveClearWriteBuf
                0x00000a00        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x00000a00                I2C_I2CSlaveClearWriteBuf
 .text.SPI_ScbEnableIntr
                0x00000a0c        0xc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_ScbModePostEnable
                0x00000a18        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .text.SPI_Init
                0x00000a20        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                0x00000a20                SPI_Init
 .text.SPI_Enable
                0x00000a28       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                0x00000a28                SPI_Enable
 .text.SPI_Start
                0x00000a44       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                0x00000a44                SPI_Start
 .text.SPI_SpiUartWriteTxData
                0x00000a64       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
                0x00000a64                SPI_SpiUartWriteTxData
 .text.SPI_SpiUartPutArray
                0x00000a80       0x1c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
                0x00000a80                SPI_SpiUartPutArray
 .text.SPI_SpiPostEnable
                0x00000a9c       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
                0x00000a9c                SPI_SpiPostEnable
 .text.SPI_SpiSetActiveSlaveSelect
                0x00000ae4       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
                0x00000ae4                SPI_SpiSetActiveSlaveSelect
 .text.SPI_SpiInit
                0x00000b04       0xa8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
                0x00000b04                SPI_SpiInit
 .text.SPI_SPI_UART_ISR
                0x00000bac       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
                0x00000bac                SPI_SPI_UART_ISR
 .text.ant1_Write
                0x00000bc0       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
                0x00000bc0                ant1_Write
 .text.ant2_Write
                0x00000bd8       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
                0x00000bd8                ant2_Write
 .text.ant3_Write
                0x00000bf0       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
                0x00000bf0                ant3_Write
 .text          0x00000c08       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                0x00000c08                CyDelayCycles
                0x00000c1a                CyEnterCriticalSection
                0x00000c22                CyExitCriticalSection
 .text.CySysFlashSetWaitCycles
                0x00000c28       0x54 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
                0x00000c28                CySysFlashSetWaitCycles
 .text.I2C_I2C_ISR
                0x00000c7c      0x3b8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
                0x00000c7c                I2C_I2C_ISR
 .text.__errno  0x00001034        0xc c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                0x00001034                __errno
 .text.__libc_init_array
                0x00001040       0x4c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                0x00001040                __libc_init_array
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x0000108c        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x0000108c        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x0000108c        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x0000108c        0x0
 .v4_bx         0x0000108c        0x0 linker stubs

.iplt           0x0000108c        0x0
 .iplt          0x0000108c        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x0000108c        0x4
 *(.eh_frame)
 .eh_frame      0x0000108c        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .eh_frame      0x0000108c        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00001090                __exidx_end = .

.rodata         0x00001090       0x38
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.1
                0x00001090        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x00001094                . = ALIGN (0x4)
 *fill*         0x00001092        0x2 
 *(.init)
 .init          0x00001094        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00001094                _init
 .init          0x00001098        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x000010a0                . = ALIGN (0x4)
                0x000010a0                __preinit_array_start = .
 *(.preinit_array)
                0x000010a0                __preinit_array_end = .
                0x000010a0                . = ALIGN (0x4)
                0x000010a0                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x000010a0        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .init_array    0x000010a4        0x4 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x000010a8                __init_array_end = .
                0x000010a8                . = ALIGN (0x4)
 *(.fini)
 .fini          0x000010a8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x000010a8                _fini
 .fini          0x000010ac        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x000010b4                . = ALIGN (0x4)
                0x000010b4                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x000010b4        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x000010b8                __fini_array_end = .
                0x000010b8                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x000010b8                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x000010b8                . = ALIGN (0x4)
                0x000010b8                __cy_regions = .
                0x000010b8        0x4 LONG 0x10c8 __cy_region_init_ram
                0x000010bc        0x4 LONG 0x200000b0 __cy_region_start_data
                0x000010c0        0x4 LONG 0x88 __cy_region_init_size_ram
                0x000010c4        0x4 LONG 0x78 __cy_region_zero_size_ram
                0x000010c8                __cy_regions_end = .
                0x000010c8                . = ALIGN (0x8)
                0x000010c8                _etext = .

.cy_checksum_exclude
                0x000010c8        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x20000000       0xb0
                0x20000000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x20000000       0xb0 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                0x20000000                CyRamVectors

.noinit
 *(.noinit)

.data           0x200000b0       0x88 load address 0x000010c8
                0x200000b0                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x200000b0        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .jcr           0x200000b0        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000b4        0x3 .\CortexM0p\ARM_GCC_541\Debug\main.o
                0x200000b4                i2cReadBuffer
 *fill*         0x200000b7        0x1 
 .data          0x200000b8       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x200000b8                CySysClkPumpConfig
                0x200000bc                cydelay32kMs
                0x200000c0                cydelayFreqKhz
                0x200000c4                cydelayFreqMhz
                0x200000c8                cydelayFreqHz
 .data          0x200000cc        0x4 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .data.impure_data
                0x200000d0       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x20000130        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x20000130                _impure_ptr
                0x20000138                . = ALIGN (0x8)
 *fill*         0x20000134        0x4 
 *(.ram)
                0x20000138                _edata = .

.igot.plt       0x20000138        0x0 load address 0x00001150
 .igot.plt      0x20000138        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.bss            0x20000138       0x78 load address 0x00001150
                0x20000138                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000138       0x1c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .bss           0x20000154       0x18 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .bss           0x2000016c        0x8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                0x2000016c                I2C_initVar
                0x20000170                I2C_customIntrHandler
 .bss           0x20000174        0xa .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                0x20000174                SPI_initVar
                0x20000178                SPI_customIntrHandler
                0x2000017c                SPI_IntrTxMask
 *(COMMON)
 *fill*         0x2000017e        0x2 
 COMMON         0x20000180        0x5 .\CortexM0p\ARM_GCC_541\Debug\main.o
                0x20000180                i2cWriteBuffer
 COMMON         0x20000185        0x1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
                0x20000185                I2C_state
 *fill*         0x20000186        0x2 
 COMMON         0x20000188       0x21 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                0x20000188                I2C_slRdBufIndex
                0x2000018c                I2C_slRdBufIndexTmp
                0x20000190                I2C_slStatus
                0x20000194                I2C_slWrBufIndex
                0x20000198                I2C_slRdBufSize
                0x2000019c                I2C_slWrBufSize
                0x200001a0                I2C_slWrBufPtr
                0x200001a4                I2C_slRdBufPtr
                0x200001a8                I2C_slOverFlowCount
                0x200001b0                . = ALIGN (0x8)
 *fill*         0x200001a9        0x7 
 *(.ram.b)
                0x200001b0                _end = .
                0x200001b0                __end = .
                0x200001b0                PROVIDE (end, .)
                0x200001b0                PROVIDE (__bss_end__, .)
                0x000010c8                __cy_region_init_ram = LOADADDR (.data)
                0x00000088                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000078                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x200001b0       0x80 load address 0x00001150
                0x200001b0                . = _end
                0x20000230                . = (. + 0x80)
 *fill*         0x200001b0       0x80 
                0x20000230                __cy_heap_limit = .

.stack          0x20003800      0x800
                0x20003800                __cy_stack_limit = .
                0x20004000                . = (. + 0x800)
 *fill*         0x20003800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)
                0x0001ffc0                cyloadermeta_start = (cy_project_type_bootloader || cy_project_type_app_for_stack_and_copier)?(LENGTH (rom) - CY_METADATA_SIZE):0xf0000000

.cyloadermeta
 *(.cyloadermeta)
                0x0001ffc0                cyloadablemeta_start = cy_project_type_app_for_stack_and_copier?((LENGTH (rom) - CY_FLASH_ROW_SIZE) - CY_METADATA_SIZE):((LENGTH (rom) - (CY_FLASH_ROW_SIZE * (CY_APPL_NUM - 0x1))) - CY_METADATA_SIZE)

.cyloadablemeta
 *(.cyloadablemeta)

.cyflashprotect
                0x90400000       0x40
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000       0x40 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.cychipprotect  0x90600000        0x1
 *(.cychipprotect)
 .cychipprotect
                0x90600000        0x1 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
                0x90600000                cy_meta_chipprotect

.rel.dyn        0x00001150        0x0 load address 0x90600004
 .rel.iplt      0x00001150        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x938
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x28 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000028       0x30 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x00000058       0x18 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x00000070       0x48 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_aranges
                0x000000b8      0x230 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_aranges
                0x000002e8      0x1a8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_aranges
                0x00000490       0x60 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_aranges
                0x000004f0       0x30 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_aranges
                0x00000520       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_aranges
                0x00000590       0x68 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_aranges
                0x000005f8       0x60 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_aranges
                0x00000658       0x40 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_aranges
                0x00000698       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_aranges
                0x000006b8       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_aranges
                0x00000700       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_aranges
                0x00000748       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_aranges
                0x00000790       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_aranges
                0x000007d8       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_aranges
                0x00000820       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_aranges
                0x00000868       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_aranges
                0x000008b0       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_aranges
                0x000008d0       0x48 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_aranges
                0x00000918       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x4dc7
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x370 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_info    0x00000370      0x170 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x000004e0       0xf8 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x000005d8      0x3a5 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_info    0x0000097d     0x15ea .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_info    0x00001f67      0xd06 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_info    0x00002c6d      0x298 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_info    0x00002f05      0x18f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_info    0x00003094      0x38d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_info    0x00003421      0x2e9 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_info    0x0000370a      0x220 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_info    0x0000392a      0x247 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_info    0x00003b71       0xbe .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_info    0x00003c2f      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_info    0x00003dcc      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_info    0x00003f69      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_info    0x00004106      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_info    0x000042a3      0x19b .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_info    0x0000443e      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_info    0x000045db      0x19d .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_info    0x00004778       0x9f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_info    0x00004817      0x419 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_info    0x00004c30      0x197 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_abbrev   0x00000000     0x1732
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0xf1 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x000000f1       0xc6 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x000001b7       0x5d .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x00000214      0x1d0 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_abbrev  0x000003e4      0x265 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_abbrev  0x00000649      0x207 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_abbrev  0x00000850      0x118 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_abbrev  0x00000968       0xc7 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_abbrev  0x00000a2f      0x156 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_abbrev  0x00000b85      0x118 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_abbrev  0x00000c9d      0x14f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_abbrev  0x00000dec      0x108 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_abbrev  0x00000ef4       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_abbrev  0x00000f64       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_abbrev  0x0000102c       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_abbrev  0x000010f4       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_abbrev  0x000011bc       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_abbrev  0x00001284       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_abbrev  0x0000134c       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_abbrev  0x00001414       0xc8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_abbrev  0x000014dc       0x14 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_abbrev  0x000014f0      0x19e .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_abbrev  0x0000168e       0xa4 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_line     0x00000000     0x23d8
 *(.debug_line)
 .debug_line    0x00000000      0x1e9 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_line    0x000001e9       0xb5 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x0000029e      0x141 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x000003df      0x247 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_line    0x00000626      0x837 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_line    0x00000e5d      0x5c1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_line    0x0000141e      0x124 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_line    0x00001542       0xc3 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_line    0x00001605      0x13c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_line    0x00001741      0x13c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_line    0x0000187d      0x119 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_line    0x00001996      0x128 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_line    0x00001abe       0x7b .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_line    0x00001b39       0xc1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_line    0x00001bfa       0xc1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_line    0x00001cbb       0xc2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_line    0x00001d7d       0xc1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_line    0x00001e3e       0xbb .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_line    0x00001ef9       0xbc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_line    0x00001fb5       0xbc .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_line    0x00002071       0x68 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_line    0x000020d9      0x1e1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_line    0x000022ba      0x11e .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_frame    0x00000000     0x15d0
 *(.debug_frame)
 .debug_frame   0x00000000       0x48 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_frame   0x00000048       0x5c .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x000000a4       0xbc .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_frame   0x00000160      0x678 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_frame   0x000007d8      0x484 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_frame   0x00000c5c       0xe8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_frame   0x00000d44       0x58 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_frame   0x00000d9c       0xf8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_frame   0x00000e94      0x104 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_frame   0x00000f98       0xb0 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_frame   0x00001048       0x7c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_frame   0x000010c4       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_frame   0x000010f0       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_frame   0x00001160       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_frame   0x000011d0       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_frame   0x00001240       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_frame   0x000012b0       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_frame   0x00001320       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_frame   0x00001390       0x70 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_frame   0x00001400       0xa8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_frame   0x000014a8       0x2c .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
 .debug_frame   0x000014d4       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x000014f4       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x00001514       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00001534       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x0000155c       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00001588       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x000015b0       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x1e46
 *(.debug_str)
 .debug_str     0x00000000      0x2d2 .\CortexM0p\ARM_GCC_541\Debug\main.o
                                0x31a (size before relaxing)
 .debug_str     0x000002d2       0xa3 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x231 (size before relaxing)
 .debug_str     0x00000375       0x59 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
                                0x1db (size before relaxing)
 .debug_str     0x000003ce      0x161 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
                                0x322 (size before relaxing)
 .debug_str     0x0000052f      0x824 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                                0xa32 (size before relaxing)
 .debug_str     0x00000d53      0x642 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                                0x8ac (size before relaxing)
 .debug_str     0x00001395       0xfb .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
                                0x2d1 (size before relaxing)
 .debug_str     0x00001490       0x82 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
                                0x268 (size before relaxing)
 .debug_str     0x00001512       0xef .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
                                0x3c7 (size before relaxing)
 .debug_str     0x00001601      0x111 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
                                0x30f (size before relaxing)
 .debug_str     0x00001712      0x111 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
                                0x2d8 (size before relaxing)
 .debug_str     0x00001823       0xa8 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
                                0x2d2 (size before relaxing)
 .debug_str     0x000018cb       0x3b .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
                                0x1ec (size before relaxing)
 .debug_str     0x00001906       0xb7 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
                                0x265 (size before relaxing)
 .debug_str     0x000019bd       0x93 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
                                0x265 (size before relaxing)
 .debug_str     0x00001a50       0x99 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
                                0x26c (size before relaxing)
 .debug_str     0x00001ae9       0x93 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
                                0x265 (size before relaxing)
 .debug_str     0x00001b7c       0x75 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
                                0x242 (size before relaxing)
 .debug_str     0x00001bf1       0x75 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
                                0x242 (size before relaxing)
 .debug_str     0x00001c66       0x75 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
                                0x242 (size before relaxing)
 .debug_str     0x00001cdb      0x124 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
                                0x335 (size before relaxing)
 .debug_str     0x00001dff       0x47 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
                                0x2be (size before relaxing)

.debug_loc      0x00000000     0x2c94
 *(.debug_loc)
 .debug_loc     0x00000000       0x13 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_loc     0x00000013      0x14f .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_loc     0x00000162     0x162b .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_loc     0x0000178d      0xa88 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_loc     0x00002215       0x7e .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_loc     0x00002293      0x180 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_loc     0x00002413       0x7e .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_loc     0x00002491       0x96 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_loc     0x00002527       0xc1 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_loc     0x000025e8       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_loc     0x0000268a       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_loc     0x0000272c       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_loc     0x000027ce       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_loc     0x00002870       0x81 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_loc     0x000028f1       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_loc     0x00002993       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_loc     0x00002a35      0x1bd .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_loc     0x00002bf2       0xa2 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x7b0
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x18 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000018       0x20 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000038       0x38 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .debug_ranges  0x00000070      0x220 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_ranges  0x00000290      0x198 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_ranges  0x00000428       0x50 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .debug_ranges  0x00000478       0x20 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .debug_ranges  0x00000498       0x60 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .debug_ranges  0x000004f8       0x58 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .debug_ranges  0x00000550       0x50 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .debug_ranges  0x000005a0       0x30 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .debug_ranges  0x000005d0       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .debug_ranges  0x000005e0       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .debug_ranges  0x00000618       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .debug_ranges  0x00000650       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .debug_ranges  0x00000688       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .debug_ranges  0x000006c0       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .debug_ranges  0x000006f8       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .debug_ranges  0x00000730       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .debug_ranges  0x00000768       0x38 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_ranges  0x000007a0       0x10 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM0p\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x28
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .ARM.attributes
                0x0000001e       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.attributes
                0x00000065       0x32 .\CortexM0p\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000097       0x32 .\CortexM0p\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000c9       0x32 .\CortexM0p\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x000000fb       0x32 .\CortexM0p\ARM_GCC_541\Debug\Cm0plusStart.o
 .ARM.attributes
                0x0000012d       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .ARM.attributes
                0x0000015f       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .ARM.attributes
                0x00000191       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C.o)
 .ARM.attributes
                0x000001c3       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C.o)
 .ARM.attributes
                0x000001f5       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_SLAVE.o)
 .ARM.attributes
                0x00000227       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI.o)
 .ARM.attributes
                0x00000259       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART.o)
 .ARM.attributes
                0x0000028b       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI.o)
 .ARM.attributes
                0x000002bd       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_SPI_UART_INT.o)
 .ARM.attributes
                0x000002ef       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss2_m.o)
 .ARM.attributes
                0x00000321       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss1_m.o)
 .ARM.attributes
                0x00000353       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_sclk_m.o)
 .ARM.attributes
                0x00000385       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(SPI_ss0_m.o)
 .ARM.attributes
                0x000003b7       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant1.o)
 .ARM.attributes
                0x000003e9       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant2.o)
 .ARM.attributes
                0x0000041b       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(ant3.o)
 .ARM.attributes
                0x0000044d       0x22 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x0000046f       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .ARM.attributes
                0x000004a1       0x32 .\CortexM0p\ARM_GCC_541\Debug\Design01.a(I2C_I2C_INT.o)
 .ARM.attributes
                0x000004d3       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x000004f1       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x0000050f       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x0000052d       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x00000559       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000585       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x000005b1       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x000005dd       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x00000609       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x00000635       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .ARM.attributes
                0x00000661       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\Dads PC\OneDrive\Documents\PSoC Creator\RP_i2c_to_SPI_v2\Design01.cydsn\CortexM0p\ARM_GCC_541\Debug\Design01.elf elf32-littlearm)
