/*
 * Component description for ECIA
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2020-03-24T11:15:30Z */
#ifndef _0525SG12_ECIA_COMPONENT_H_
#define _0525SG12_ECIA_COMPONENT_H_

/* ************************************************************************** */
/*   SOFTWARE API DEFINITION FOR ECIA                                         */
/* ************************************************************************** */

/* -------- ECIA_SRC8 : (ECIA Offset: 0x00) (R/W 32) GIRQ8 Source Register -------- */
#define ECIA_SRC8_RESETVALUE                  _UINT32_(0x00)                                       /*  (ECIA_SRC8) GIRQ8 Source Register  Reset Value */

#define ECIA_SRC8_Msk                         _UINT32_(0x00000000)                                 /* (ECIA_SRC8) Register Mask  */


/* -------- ECIA_EN_SET8 : (ECIA Offset: 0x04) (R/W 32) GIRQ8 Enable Set Register -------- */
#define ECIA_EN_SET8_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_EN_SET8) GIRQ8 Enable Set Register  Reset Value */

#define ECIA_EN_SET8_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_EN_SET8) Register Mask  */


/* -------- ECIA_RESULT8 : (ECIA Offset: 0x08) ( R/ 32) GIRQ8 Result Register -------- */
#define ECIA_RESULT8_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_RESULT8) GIRQ8 Result Register  Reset Value */

#define ECIA_RESULT8_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_RESULT8) Register Mask  */


/* -------- ECIA_EN_CLR8 : (ECIA Offset: 0x0C) (R/W 32) GIRQ8 Enable Clear Register -------- */
#define ECIA_EN_CLR8_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_EN_CLR8) GIRQ8 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR8_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR8) Register Mask  */


/* -------- ECIA_SRC9 : (ECIA Offset: 0x14) (R/W 32) GIRQ9 Source Register -------- */
#define ECIA_SRC9_RESETVALUE                  _UINT32_(0x00)                                       /*  (ECIA_SRC9) GIRQ9 Source Register  Reset Value */

#define ECIA_SRC9_Msk                         _UINT32_(0x00000000)                                 /* (ECIA_SRC9) Register Mask  */


/* -------- ECIA_EN_SET9 : (ECIA Offset: 0x18) (R/W 32) GIRQ9 Enable Set Register -------- */
#define ECIA_EN_SET9_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_EN_SET9) GIRQ9 Enable Set Register  Reset Value */

#define ECIA_EN_SET9_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_EN_SET9) Register Mask  */


/* -------- ECIA_RESULT9 : (ECIA Offset: 0x1C) ( R/ 32) GIRQ9 Result Register -------- */
#define ECIA_RESULT9_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_RESULT9) GIRQ9 Result Register  Reset Value */

#define ECIA_RESULT9_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_RESULT9) Register Mask  */


/* -------- ECIA_EN_CLR9 : (ECIA Offset: 0x20) (R/W 32) GIRQ9 Enable Clear Register -------- */
#define ECIA_EN_CLR9_RESETVALUE               _UINT32_(0x00)                                       /*  (ECIA_EN_CLR9) GIRQ9 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR9_Msk                      _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR9) Register Mask  */


/* -------- ECIA_SRC10 : (ECIA Offset: 0x28) (R/W 32) GIRQ10 Source Register -------- */
#define ECIA_SRC10_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC10) GIRQ10 Source Register  Reset Value */

#define ECIA_SRC10_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC10) Register Mask  */


/* -------- ECIA_EN_SET10 : (ECIA Offset: 0x2C) (R/W 32) GIRQ10 Enable Set Register -------- */
#define ECIA_EN_SET10_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET10) GIRQ10 Enable Set Register  Reset Value */

#define ECIA_EN_SET10_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET10) Register Mask  */


/* -------- ECIA_RESULT10 : (ECIA Offset: 0x30) ( R/ 32) GIRQ10 Result Register -------- */
#define ECIA_RESULT10_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT10) GIRQ10 Result Register  Reset Value */

#define ECIA_RESULT10_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT10) Register Mask  */


/* -------- ECIA_EN_CLR10 : (ECIA Offset: 0x34) (R/W 32) GIRQ10 Enable Clear Register -------- */
#define ECIA_EN_CLR10_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR10) GIRQ10 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR10_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR10) Register Mask  */


/* -------- ECIA_SRC11 : (ECIA Offset: 0x3C) (R/W 32) GIRQ11 Source Register -------- */
#define ECIA_SRC11_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC11) GIRQ11 Source Register  Reset Value */

#define ECIA_SRC11_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC11) Register Mask  */


/* -------- ECIA_EN_SET11 : (ECIA Offset: 0x40) (R/W 32) GIRQ11 Enable Set Register -------- */
#define ECIA_EN_SET11_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET11) GIRQ11 Enable Set Register  Reset Value */

#define ECIA_EN_SET11_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET11) Register Mask  */


/* -------- ECIA_RESULT11 : (ECIA Offset: 0x44) ( R/ 32) GIRQ11 Result Register -------- */
#define ECIA_RESULT11_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT11) GIRQ11 Result Register  Reset Value */

#define ECIA_RESULT11_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT11) Register Mask  */


/* -------- ECIA_EN_CLR11 : (ECIA Offset: 0x48) (R/W 32) GIRQ11 Enable Clear Register -------- */
#define ECIA_EN_CLR11_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR11) GIRQ11 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR11_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR11) Register Mask  */


/* -------- ECIA_SRC12 : (ECIA Offset: 0x50) (R/W 32) GIRQ12 Source Register -------- */
#define ECIA_SRC12_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC12) GIRQ12 Source Register  Reset Value */

#define ECIA_SRC12_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC12) Register Mask  */


/* -------- ECIA_EN_SET12 : (ECIA Offset: 0x54) (R/W 32) GIRQ12 Enable Set Register -------- */
#define ECIA_EN_SET12_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET12) GIRQ12 Enable Set Register  Reset Value */

#define ECIA_EN_SET12_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET12) Register Mask  */


/* -------- ECIA_RESULT12 : (ECIA Offset: 0x58) ( R/ 32) GIRQ12 Result Register -------- */
#define ECIA_RESULT12_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT12) GIRQ12 Result Register  Reset Value */

#define ECIA_RESULT12_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT12) Register Mask  */


/* -------- ECIA_EN_CLR12 : (ECIA Offset: 0x5C) (R/W 32) GIRQ12 Enable Clear Register -------- */
#define ECIA_EN_CLR12_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR12) GIRQ12 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR12_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR12) Register Mask  */


/* -------- ECIA_SRC13 : (ECIA Offset: 0x64) (R/W 32) GIRQ13 Source Register -------- */
#define ECIA_SRC13_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC13) GIRQ13 Source Register  Reset Value */

#define ECIA_SRC13_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC13) Register Mask  */


/* -------- ECIA_EN_SET13 : (ECIA Offset: 0x68) (R/W 32) GIRQ13 Enable Set Register -------- */
#define ECIA_EN_SET13_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET13) GIRQ13 Enable Set Register  Reset Value */

#define ECIA_EN_SET13_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET13) Register Mask  */


/* -------- ECIA_RESULT13 : (ECIA Offset: 0x6C) ( R/ 32) GIRQ13 Result Register -------- */
#define ECIA_RESULT13_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT13) GIRQ13 Result Register  Reset Value */

#define ECIA_RESULT13_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT13) Register Mask  */


/* -------- ECIA_EN_CLR13 : (ECIA Offset: 0x70) (R/W 32) GIRQ13 Enable Clear Register -------- */
#define ECIA_EN_CLR13_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR13) GIRQ13 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR13_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR13) Register Mask  */


/* -------- ECIA_SRC14 : (ECIA Offset: 0x78) (R/W 32) GIRQ14 Source Register -------- */
#define ECIA_SRC14_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC14) GIRQ14 Source Register  Reset Value */

#define ECIA_SRC14_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC14) Register Mask  */


/* -------- ECIA_EN_SET14 : (ECIA Offset: 0x7C) (R/W 32) GIRQ14 Enable Set Register -------- */
#define ECIA_EN_SET14_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET14) GIRQ14 Enable Set Register  Reset Value */

#define ECIA_EN_SET14_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET14) Register Mask  */


/* -------- ECIA_RESULT14 : (ECIA Offset: 0x80) ( R/ 32) GIRQ14 Result Register -------- */
#define ECIA_RESULT14_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT14) GIRQ14 Result Register  Reset Value */

#define ECIA_RESULT14_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT14) Register Mask  */


/* -------- ECIA_EN_CLR14 : (ECIA Offset: 0x84) (R/W 32) GIRQ14 Enable Clear Register -------- */
#define ECIA_EN_CLR14_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR14) GIRQ14 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR14_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR14) Register Mask  */


/* -------- ECIA_SRC15 : (ECIA Offset: 0x8C) (R/W 32) GIRQ15 Source Register -------- */
#define ECIA_SRC15_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC15) GIRQ15 Source Register  Reset Value */

#define ECIA_SRC15_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC15) Register Mask  */


/* -------- ECIA_EN_SET15 : (ECIA Offset: 0x90) (R/W 32) GIRQ15 Enable Set Register -------- */
#define ECIA_EN_SET15_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET15) GIRQ15 Enable Set Register  Reset Value */

#define ECIA_EN_SET15_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET15) Register Mask  */


/* -------- ECIA_RESULT15 : (ECIA Offset: 0x94) ( R/ 32) GIRQ15 Result Register -------- */
#define ECIA_RESULT15_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT15) GIRQ15 Result Register  Reset Value */

#define ECIA_RESULT15_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT15) Register Mask  */


/* -------- ECIA_EN_CLR15 : (ECIA Offset: 0x98) (R/W 32) GIRQ15 Enable Clear Register -------- */
#define ECIA_EN_CLR15_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR15) GIRQ15 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR15_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR15) Register Mask  */


/* -------- ECIA_SRC16 : (ECIA Offset: 0xA0) (R/W 32) GIRQ16 Source Register -------- */
#define ECIA_SRC16_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC16) GIRQ16 Source Register  Reset Value */

#define ECIA_SRC16_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC16) Register Mask  */


/* -------- ECIA_EN_SET16 : (ECIA Offset: 0xA4) (R/W 32) GIRQ16 Enable Set Register -------- */
#define ECIA_EN_SET16_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET16) GIRQ16 Enable Set Register  Reset Value */

#define ECIA_EN_SET16_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET16) Register Mask  */


/* -------- ECIA_RESULT16 : (ECIA Offset: 0xA8) ( R/ 32) GIRQ16 Result Register -------- */
#define ECIA_RESULT16_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT16) GIRQ16 Result Register  Reset Value */

#define ECIA_RESULT16_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT16) Register Mask  */


/* -------- ECIA_EN_CLR16 : (ECIA Offset: 0xAC) (R/W 32) GIRQ16 Enable Clear Register -------- */
#define ECIA_EN_CLR16_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR16) GIRQ16 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR16_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR16) Register Mask  */


/* -------- ECIA_SRC17 : (ECIA Offset: 0xB4) (R/W 32) GIRQ17 Source Register -------- */
#define ECIA_SRC17_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC17) GIRQ17 Source Register  Reset Value */

#define ECIA_SRC17_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC17) Register Mask  */


/* -------- ECIA_EN_SET17 : (ECIA Offset: 0xB8) (R/W 32) GIRQ17 Enable Set Register -------- */
#define ECIA_EN_SET17_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET17) GIRQ17 Enable Set Register  Reset Value */

#define ECIA_EN_SET17_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET17) Register Mask  */


/* -------- ECIA_RESULT17 : (ECIA Offset: 0xBC) ( R/ 32) GIRQ17 Result Register -------- */
#define ECIA_RESULT17_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT17) GIRQ17 Result Register  Reset Value */

#define ECIA_RESULT17_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT17) Register Mask  */


/* -------- ECIA_EN_CLR17 : (ECIA Offset: 0xC0) (R/W 32) GIRQ17 Enable Clear Register -------- */
#define ECIA_EN_CLR17_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR17) GIRQ17 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR17_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR17) Register Mask  */


/* -------- ECIA_SRC18 : (ECIA Offset: 0xC8) (R/W 32) GIRQ18 Source Register -------- */
#define ECIA_SRC18_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC18) GIRQ18 Source Register  Reset Value */

#define ECIA_SRC18_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC18) Register Mask  */


/* -------- ECIA_EN_SET18 : (ECIA Offset: 0xCC) (R/W 32) GIRQ18 Enable Set Register -------- */
#define ECIA_EN_SET18_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET18) GIRQ18 Enable Set Register  Reset Value */

#define ECIA_EN_SET18_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET18) Register Mask  */


/* -------- ECIA_RESULT18 : (ECIA Offset: 0xD0) ( R/ 32) GIRQ18 Result Register -------- */
#define ECIA_RESULT18_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT18) GIRQ18 Result Register  Reset Value */

#define ECIA_RESULT18_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT18) Register Mask  */


/* -------- ECIA_EN_CLR18 : (ECIA Offset: 0xD4) (R/W 32) GIRQ18 Enable Clear Register -------- */
#define ECIA_EN_CLR18_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR18) GIRQ18 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR18_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR18) Register Mask  */


/* -------- ECIA_SRC19 : (ECIA Offset: 0xDC) (R/W 32) GIRQ19 Source Register -------- */
#define ECIA_SRC19_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC19) GIRQ19 Source Register  Reset Value */

#define ECIA_SRC19_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC19) Register Mask  */


/* -------- ECIA_EN_SET19 : (ECIA Offset: 0xE0) (R/W 32) GIRQ19 Enable Set Register -------- */
#define ECIA_EN_SET19_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET19) GIRQ19 Enable Set Register  Reset Value */

#define ECIA_EN_SET19_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET19) Register Mask  */


/* -------- ECIA_RESULT19 : (ECIA Offset: 0xE4) ( R/ 32) GIRQ19 Result Register -------- */
#define ECIA_RESULT19_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT19) GIRQ19 Result Register  Reset Value */

#define ECIA_RESULT19_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT19) Register Mask  */


/* -------- ECIA_EN_CLR19 : (ECIA Offset: 0xE8) (R/W 32) GIRQ19 Enable Clear Register -------- */
#define ECIA_EN_CLR19_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR19) GIRQ19 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR19_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR19) Register Mask  */


/* -------- ECIA_SRC20 : (ECIA Offset: 0xF0) (R/W 32) GIRQ20 Source Register -------- */
#define ECIA_SRC20_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC20) GIRQ20 Source Register  Reset Value */

#define ECIA_SRC20_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC20) Register Mask  */


/* -------- ECIA_EN_SET20 : (ECIA Offset: 0xF4) (R/W 32) GIRQ20 Enable Set Register -------- */
#define ECIA_EN_SET20_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET20) GIRQ20 Enable Set Register  Reset Value */

#define ECIA_EN_SET20_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET20) Register Mask  */


/* -------- ECIA_RESULT20 : (ECIA Offset: 0xF8) ( R/ 32) GIRQ20 Result Register -------- */
#define ECIA_RESULT20_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT20) GIRQ20 Result Register  Reset Value */

#define ECIA_RESULT20_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT20) Register Mask  */


/* -------- ECIA_EN_CLR20 : (ECIA Offset: 0xFC) (R/W 32) GIRQ20 Enable Clear Register -------- */
#define ECIA_EN_CLR20_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR20) GIRQ20 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR20_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR20) Register Mask  */


/* -------- ECIA_SRC21 : (ECIA Offset: 0x104) (R/W 32) GIRQ21 Source Register -------- */
#define ECIA_SRC21_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC21) GIRQ21 Source Register  Reset Value */

#define ECIA_SRC21_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC21) Register Mask  */


/* -------- ECIA_EN_SET21 : (ECIA Offset: 0x108) (R/W 32) GIRQ21 Enable Set Register -------- */
#define ECIA_EN_SET21_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET21) GIRQ21 Enable Set Register  Reset Value */

#define ECIA_EN_SET21_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET21) Register Mask  */


/* -------- ECIA_RESULT21 : (ECIA Offset: 0x10C) ( R/ 32) GIRQ21 Result Register -------- */
#define ECIA_RESULT21_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT21) GIRQ21 Result Register  Reset Value */

#define ECIA_RESULT21_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT21) Register Mask  */


/* -------- ECIA_EN_CLR21 : (ECIA Offset: 0x110) (R/W 32) GIRQ21 Enable Clear Register -------- */
#define ECIA_EN_CLR21_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR21) GIRQ21 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR21_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR21) Register Mask  */


/* -------- ECIA_SRC22 : (ECIA Offset: 0x118) (R/W 32) GIRQ22 Source Register -------- */
#define ECIA_SRC22_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC22) GIRQ22 Source Register  Reset Value */

#define ECIA_SRC22_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC22) Register Mask  */


/* -------- ECIA_EN_SET22 : (ECIA Offset: 0x11C) (R/W 32) GIRQ22 Enable Set Register -------- */
#define ECIA_EN_SET22_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET22) GIRQ22 Enable Set Register  Reset Value */

#define ECIA_EN_SET22_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET22) Register Mask  */


/* -------- ECIA_RESULT22 : (ECIA Offset: 0x120) ( R/ 32) GIRQ22 Result Register -------- */
#define ECIA_RESULT22_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT22) GIRQ22 Result Register  Reset Value */

#define ECIA_RESULT22_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT22) Register Mask  */


/* -------- ECIA_EN_CLR22 : (ECIA Offset: 0x124) (R/W 32) GIRQ22 Enable Clear Register -------- */
#define ECIA_EN_CLR22_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR22) GIRQ22 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR22_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR22) Register Mask  */


/* -------- ECIA_SRC23 : (ECIA Offset: 0x12C) (R/W 32) GIRQ23 Source Register -------- */
#define ECIA_SRC23_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC23) GIRQ23 Source Register  Reset Value */

#define ECIA_SRC23_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC23) Register Mask  */


/* -------- ECIA_EN_SET23 : (ECIA Offset: 0x130) (R/W 32) GIRQ23 Enable Set Register -------- */
#define ECIA_EN_SET23_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET23) GIRQ23 Enable Set Register  Reset Value */

#define ECIA_EN_SET23_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET23) Register Mask  */


/* -------- ECIA_RESULT23 : (ECIA Offset: 0x134) ( R/ 32) GIRQ23 Result Register -------- */
#define ECIA_RESULT23_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT23) GIRQ23 Result Register  Reset Value */

#define ECIA_RESULT23_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT23) Register Mask  */


/* -------- ECIA_EN_CLR23 : (ECIA Offset: 0x138) (R/W 32) GIRQ23 Enable Clear Register -------- */
#define ECIA_EN_CLR23_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR23) GIRQ23 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR23_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR23) Register Mask  */


/* -------- ECIA_SRC24 : (ECIA Offset: 0x140) (R/W 32) GIRQ24 Source Register -------- */
#define ECIA_SRC24_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC24) GIRQ24 Source Register  Reset Value */

#define ECIA_SRC24_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC24) Register Mask  */


/* -------- ECIA_EN_SET24 : (ECIA Offset: 0x144) (R/W 32) GIRQ24 Enable Set Register -------- */
#define ECIA_EN_SET24_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET24) GIRQ24 Enable Set Register  Reset Value */

#define ECIA_EN_SET24_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET24) Register Mask  */


/* -------- ECIA_RESULT24 : (ECIA Offset: 0x148) ( R/ 32) GIRQ24 Result Register -------- */
#define ECIA_RESULT24_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT24) GIRQ24 Result Register  Reset Value */

#define ECIA_RESULT24_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT24) Register Mask  */


/* -------- ECIA_EN_CLR24 : (ECIA Offset: 0x14C) (R/W 32) GIRQ24 Enable Clear Register -------- */
#define ECIA_EN_CLR24_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR24) GIRQ24 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR24_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR24) Register Mask  */


/* -------- ECIA_SRC25 : (ECIA Offset: 0x154) (R/W 32) GIRQ25 Source Register -------- */
#define ECIA_SRC25_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC25) GIRQ25 Source Register  Reset Value */

#define ECIA_SRC25_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC25) Register Mask  */


/* -------- ECIA_EN_SET25 : (ECIA Offset: 0x158) (R/W 32) GIRQ25 Enable Set Register -------- */
#define ECIA_EN_SET25_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET25) GIRQ25 Enable Set Register  Reset Value */

#define ECIA_EN_SET25_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET25) Register Mask  */


/* -------- ECIA_RESULT25 : (ECIA Offset: 0x15C) ( R/ 32) GIRQ25 Result Register -------- */
#define ECIA_RESULT25_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT25) GIRQ25 Result Register  Reset Value */

#define ECIA_RESULT25_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT25) Register Mask  */


/* -------- ECIA_EN_CLR25 : (ECIA Offset: 0x160) (R/W 32) GIRQ25 Enable Clear Register -------- */
#define ECIA_EN_CLR25_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR25) GIRQ25 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR25_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR25) Register Mask  */


/* -------- ECIA_SRC26 : (ECIA Offset: 0x168) (R/W 32) GIRQ26 Source Register -------- */
#define ECIA_SRC26_RESETVALUE                 _UINT32_(0x00)                                       /*  (ECIA_SRC26) GIRQ26 Source Register  Reset Value */

#define ECIA_SRC26_Msk                        _UINT32_(0x00000000)                                 /* (ECIA_SRC26) Register Mask  */


/* -------- ECIA_EN_SET26 : (ECIA Offset: 0x16C) (R/W 32) GIRQ26 Enable Set Register -------- */
#define ECIA_EN_SET26_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_SET26) GIRQ26 Enable Set Register  Reset Value */

#define ECIA_EN_SET26_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_SET26) Register Mask  */


/* -------- ECIA_RESULT26 : (ECIA Offset: 0x170) ( R/ 32) GIRQ26 Result Register -------- */
#define ECIA_RESULT26_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_RESULT26) GIRQ26 Result Register  Reset Value */

#define ECIA_RESULT26_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_RESULT26) Register Mask  */


/* -------- ECIA_EN_CLR26 : (ECIA Offset: 0x174) (R/W 32) GIRQ26 Enable Clear Register -------- */
#define ECIA_EN_CLR26_RESETVALUE              _UINT32_(0x00)                                       /*  (ECIA_EN_CLR26) GIRQ26 Enable Clear Register  Reset Value */

#define ECIA_EN_CLR26_Msk                     _UINT32_(0x00000000)                                 /* (ECIA_EN_CLR26) Register Mask  */


/* -------- ECIA_BLK_EN_SET : (ECIA Offset: 0x200) (R/W 32) Block Enable Set Register -------- */
#define ECIA_BLK_EN_SET_RESETVALUE            _UINT32_(0x00)                                       /*  (ECIA_BLK_EN_SET) Block Enable Set Register  Reset Value */

#define ECIA_BLK_EN_SET_VTOR_EN_SET_Pos       _UINT32_(0)                                          /* (ECIA_BLK_EN_SET) Each GIRQx bit can be individually enabled to assert an interrupt event.\n      Reads always return the current value of the internal GIRQX_ENABLE bit. The state of the GIRQX_ENABLE bit is determined by\n      the corresponding GIRQX_ENABLE_SET bit and the GIRQX_ENABLE_CLEAR bit. (0=disabled, 1=enabled) (R/WS)\n      1=Interrupts in the GIRQx Source Register may be enabled\n      0=No effect. Position */
#define ECIA_BLK_EN_SET_VTOR_EN_SET_Msk       (_UINT32_(0x7FFFFFFF) << ECIA_BLK_EN_SET_VTOR_EN_SET_Pos) /* (ECIA_BLK_EN_SET) Each GIRQx bit can be individually enabled to assert an interrupt event.\n      Reads always return the current value of the internal GIRQX_ENABLE bit. The state of the GIRQX_ENABLE bit is determined by\n      the corresponding GIRQX_ENABLE_SET bit and the GIRQX_ENABLE_CLEAR bit. (0=disabled, 1=enabled) (R/WS)\n      1=Interrupts in the GIRQx Source Register may be enabled\n      0=No effect. Mask */
#define ECIA_BLK_EN_SET_VTOR_EN_SET(value)    (ECIA_BLK_EN_SET_VTOR_EN_SET_Msk & (_UINT32_(value) << ECIA_BLK_EN_SET_VTOR_EN_SET_Pos)) /* Assigment of value for VTOR_EN_SET in the ECIA_BLK_EN_SET register */
#define ECIA_BLK_EN_SET_Msk                   _UINT32_(0x7FFFFFFF)                                 /* (ECIA_BLK_EN_SET) Register Mask  */


/* -------- ECIA_BLK_EN_CLR : (ECIA Offset: 0x204) (R/W 32) Block Enable Clear Register. -------- */
#define ECIA_BLK_EN_CLR_RESETVALUE            _UINT32_(0x00)                                       /*  (ECIA_BLK_EN_CLR) Block Enable Clear Register.  Reset Value */

#define ECIA_BLK_EN_CLR_VTOR_EN_CLR_Pos       _UINT32_(0)                                          /* (ECIA_BLK_EN_CLR) Each GIRQx bit can be individually disabled to inhibit an interrupt event.\n      Reads always return the current value of the internal GIRQX_ENABLE bit. The state of the GIRQX_ENABLE bit is determined by\n      the corresponding GIRQX_ENABLE_SET bit and the GIRQX_ENABLE_CLEAR bit. (0=disabled, 1=enabled) (R/WC)\n      1=All interrupts in the GIRQx Source Register are disabled\n      0=No effect. Position */
#define ECIA_BLK_EN_CLR_VTOR_EN_CLR_Msk       (_UINT32_(0x7FFFFFFF) << ECIA_BLK_EN_CLR_VTOR_EN_CLR_Pos) /* (ECIA_BLK_EN_CLR) Each GIRQx bit can be individually disabled to inhibit an interrupt event.\n      Reads always return the current value of the internal GIRQX_ENABLE bit. The state of the GIRQX_ENABLE bit is determined by\n      the corresponding GIRQX_ENABLE_SET bit and the GIRQX_ENABLE_CLEAR bit. (0=disabled, 1=enabled) (R/WC)\n      1=All interrupts in the GIRQx Source Register are disabled\n      0=No effect. Mask */
#define ECIA_BLK_EN_CLR_VTOR_EN_CLR(value)    (ECIA_BLK_EN_CLR_VTOR_EN_CLR_Msk & (_UINT32_(value) << ECIA_BLK_EN_CLR_VTOR_EN_CLR_Pos)) /* Assigment of value for VTOR_EN_CLR in the ECIA_BLK_EN_CLR register */
#define ECIA_BLK_EN_CLR_Msk                   _UINT32_(0x7FFFFFFF)                                 /* (ECIA_BLK_EN_CLR) Register Mask  */


/* -------- ECIA_BLK_IRQ_VTOR : (ECIA Offset: 0x208) ( R/ 32) Block IRQ Vector Register -------- */
#define ECIA_BLK_IRQ_VTOR_RESETVALUE          _UINT32_(0x00)                                       /*  (ECIA_BLK_IRQ_VTOR) Block IRQ Vector Register  Reset Value */

#define ECIA_BLK_IRQ_VTOR_VTOR_Pos            _UINT32_(0)                                          /* (ECIA_BLK_IRQ_VTOR) Each bit in this field reports the status of the group GIRQ interrupt assertion to the NVIC. If the GIRQx interrupt\n      is disabled as a group, by the Block Enable Clear Register, then the corresponding bit will be '0'b and no interrupt will be asserted. Position */
#define ECIA_BLK_IRQ_VTOR_VTOR_Msk            (_UINT32_(0x1FFFFFF) << ECIA_BLK_IRQ_VTOR_VTOR_Pos)  /* (ECIA_BLK_IRQ_VTOR) Each bit in this field reports the status of the group GIRQ interrupt assertion to the NVIC. If the GIRQx interrupt\n      is disabled as a group, by the Block Enable Clear Register, then the corresponding bit will be '0'b and no interrupt will be asserted. Mask */
#define ECIA_BLK_IRQ_VTOR_VTOR(value)         (ECIA_BLK_IRQ_VTOR_VTOR_Msk & (_UINT32_(value) << ECIA_BLK_IRQ_VTOR_VTOR_Pos)) /* Assigment of value for VTOR in the ECIA_BLK_IRQ_VTOR register */
#define ECIA_BLK_IRQ_VTOR_Msk                 _UINT32_(0x01FFFFFF)                                 /* (ECIA_BLK_IRQ_VTOR) Register Mask  */


/** \brief ECIA register offsets definitions */
#define ECIA_SRC8_REG_OFST             _UINT32_(0x00)      /* (ECIA_SRC8) GIRQ8 Source Register Offset */
#define ECIA_EN_SET8_REG_OFST          _UINT32_(0x04)      /* (ECIA_EN_SET8) GIRQ8 Enable Set Register Offset */
#define ECIA_RESULT8_REG_OFST          _UINT32_(0x08)      /* (ECIA_RESULT8) GIRQ8 Result Register Offset */
#define ECIA_EN_CLR8_REG_OFST          _UINT32_(0x0C)      /* (ECIA_EN_CLR8) GIRQ8 Enable Clear Register Offset */
#define ECIA_SRC9_REG_OFST             _UINT32_(0x14)      /* (ECIA_SRC9) GIRQ9 Source Register Offset */
#define ECIA_EN_SET9_REG_OFST          _UINT32_(0x18)      /* (ECIA_EN_SET9) GIRQ9 Enable Set Register Offset */
#define ECIA_RESULT9_REG_OFST          _UINT32_(0x1C)      /* (ECIA_RESULT9) GIRQ9 Result Register Offset */
#define ECIA_EN_CLR9_REG_OFST          _UINT32_(0x20)      /* (ECIA_EN_CLR9) GIRQ9 Enable Clear Register Offset */
#define ECIA_SRC10_REG_OFST            _UINT32_(0x28)      /* (ECIA_SRC10) GIRQ10 Source Register Offset */
#define ECIA_EN_SET10_REG_OFST         _UINT32_(0x2C)      /* (ECIA_EN_SET10) GIRQ10 Enable Set Register Offset */
#define ECIA_RESULT10_REG_OFST         _UINT32_(0x30)      /* (ECIA_RESULT10) GIRQ10 Result Register Offset */
#define ECIA_EN_CLR10_REG_OFST         _UINT32_(0x34)      /* (ECIA_EN_CLR10) GIRQ10 Enable Clear Register Offset */
#define ECIA_SRC11_REG_OFST            _UINT32_(0x3C)      /* (ECIA_SRC11) GIRQ11 Source Register Offset */
#define ECIA_EN_SET11_REG_OFST         _UINT32_(0x40)      /* (ECIA_EN_SET11) GIRQ11 Enable Set Register Offset */
#define ECIA_RESULT11_REG_OFST         _UINT32_(0x44)      /* (ECIA_RESULT11) GIRQ11 Result Register Offset */
#define ECIA_EN_CLR11_REG_OFST         _UINT32_(0x48)      /* (ECIA_EN_CLR11) GIRQ11 Enable Clear Register Offset */
#define ECIA_SRC12_REG_OFST            _UINT32_(0x50)      /* (ECIA_SRC12) GIRQ12 Source Register Offset */
#define ECIA_EN_SET12_REG_OFST         _UINT32_(0x54)      /* (ECIA_EN_SET12) GIRQ12 Enable Set Register Offset */
#define ECIA_RESULT12_REG_OFST         _UINT32_(0x58)      /* (ECIA_RESULT12) GIRQ12 Result Register Offset */
#define ECIA_EN_CLR12_REG_OFST         _UINT32_(0x5C)      /* (ECIA_EN_CLR12) GIRQ12 Enable Clear Register Offset */
#define ECIA_SRC13_REG_OFST            _UINT32_(0x64)      /* (ECIA_SRC13) GIRQ13 Source Register Offset */
#define ECIA_EN_SET13_REG_OFST         _UINT32_(0x68)      /* (ECIA_EN_SET13) GIRQ13 Enable Set Register Offset */
#define ECIA_RESULT13_REG_OFST         _UINT32_(0x6C)      /* (ECIA_RESULT13) GIRQ13 Result Register Offset */
#define ECIA_EN_CLR13_REG_OFST         _UINT32_(0x70)      /* (ECIA_EN_CLR13) GIRQ13 Enable Clear Register Offset */
#define ECIA_SRC14_REG_OFST            _UINT32_(0x78)      /* (ECIA_SRC14) GIRQ14 Source Register Offset */
#define ECIA_EN_SET14_REG_OFST         _UINT32_(0x7C)      /* (ECIA_EN_SET14) GIRQ14 Enable Set Register Offset */
#define ECIA_RESULT14_REG_OFST         _UINT32_(0x80)      /* (ECIA_RESULT14) GIRQ14 Result Register Offset */
#define ECIA_EN_CLR14_REG_OFST         _UINT32_(0x84)      /* (ECIA_EN_CLR14) GIRQ14 Enable Clear Register Offset */
#define ECIA_SRC15_REG_OFST            _UINT32_(0x8C)      /* (ECIA_SRC15) GIRQ15 Source Register Offset */
#define ECIA_EN_SET15_REG_OFST         _UINT32_(0x90)      /* (ECIA_EN_SET15) GIRQ15 Enable Set Register Offset */
#define ECIA_RESULT15_REG_OFST         _UINT32_(0x94)      /* (ECIA_RESULT15) GIRQ15 Result Register Offset */
#define ECIA_EN_CLR15_REG_OFST         _UINT32_(0x98)      /* (ECIA_EN_CLR15) GIRQ15 Enable Clear Register Offset */
#define ECIA_SRC16_REG_OFST            _UINT32_(0xA0)      /* (ECIA_SRC16) GIRQ16 Source Register Offset */
#define ECIA_EN_SET16_REG_OFST         _UINT32_(0xA4)      /* (ECIA_EN_SET16) GIRQ16 Enable Set Register Offset */
#define ECIA_RESULT16_REG_OFST         _UINT32_(0xA8)      /* (ECIA_RESULT16) GIRQ16 Result Register Offset */
#define ECIA_EN_CLR16_REG_OFST         _UINT32_(0xAC)      /* (ECIA_EN_CLR16) GIRQ16 Enable Clear Register Offset */
#define ECIA_SRC17_REG_OFST            _UINT32_(0xB4)      /* (ECIA_SRC17) GIRQ17 Source Register Offset */
#define ECIA_EN_SET17_REG_OFST         _UINT32_(0xB8)      /* (ECIA_EN_SET17) GIRQ17 Enable Set Register Offset */
#define ECIA_RESULT17_REG_OFST         _UINT32_(0xBC)      /* (ECIA_RESULT17) GIRQ17 Result Register Offset */
#define ECIA_EN_CLR17_REG_OFST         _UINT32_(0xC0)      /* (ECIA_EN_CLR17) GIRQ17 Enable Clear Register Offset */
#define ECIA_SRC18_REG_OFST            _UINT32_(0xC8)      /* (ECIA_SRC18) GIRQ18 Source Register Offset */
#define ECIA_EN_SET18_REG_OFST         _UINT32_(0xCC)      /* (ECIA_EN_SET18) GIRQ18 Enable Set Register Offset */
#define ECIA_RESULT18_REG_OFST         _UINT32_(0xD0)      /* (ECIA_RESULT18) GIRQ18 Result Register Offset */
#define ECIA_EN_CLR18_REG_OFST         _UINT32_(0xD4)      /* (ECIA_EN_CLR18) GIRQ18 Enable Clear Register Offset */
#define ECIA_SRC19_REG_OFST            _UINT32_(0xDC)      /* (ECIA_SRC19) GIRQ19 Source Register Offset */
#define ECIA_EN_SET19_REG_OFST         _UINT32_(0xE0)      /* (ECIA_EN_SET19) GIRQ19 Enable Set Register Offset */
#define ECIA_RESULT19_REG_OFST         _UINT32_(0xE4)      /* (ECIA_RESULT19) GIRQ19 Result Register Offset */
#define ECIA_EN_CLR19_REG_OFST         _UINT32_(0xE8)      /* (ECIA_EN_CLR19) GIRQ19 Enable Clear Register Offset */
#define ECIA_SRC20_REG_OFST            _UINT32_(0xF0)      /* (ECIA_SRC20) GIRQ20 Source Register Offset */
#define ECIA_EN_SET20_REG_OFST         _UINT32_(0xF4)      /* (ECIA_EN_SET20) GIRQ20 Enable Set Register Offset */
#define ECIA_RESULT20_REG_OFST         _UINT32_(0xF8)      /* (ECIA_RESULT20) GIRQ20 Result Register Offset */
#define ECIA_EN_CLR20_REG_OFST         _UINT32_(0xFC)      /* (ECIA_EN_CLR20) GIRQ20 Enable Clear Register Offset */
#define ECIA_SRC21_REG_OFST            _UINT32_(0x104)     /* (ECIA_SRC21) GIRQ21 Source Register Offset */
#define ECIA_EN_SET21_REG_OFST         _UINT32_(0x108)     /* (ECIA_EN_SET21) GIRQ21 Enable Set Register Offset */
#define ECIA_RESULT21_REG_OFST         _UINT32_(0x10C)     /* (ECIA_RESULT21) GIRQ21 Result Register Offset */
#define ECIA_EN_CLR21_REG_OFST         _UINT32_(0x110)     /* (ECIA_EN_CLR21) GIRQ21 Enable Clear Register Offset */
#define ECIA_SRC22_REG_OFST            _UINT32_(0x118)     /* (ECIA_SRC22) GIRQ22 Source Register Offset */
#define ECIA_EN_SET22_REG_OFST         _UINT32_(0x11C)     /* (ECIA_EN_SET22) GIRQ22 Enable Set Register Offset */
#define ECIA_RESULT22_REG_OFST         _UINT32_(0x120)     /* (ECIA_RESULT22) GIRQ22 Result Register Offset */
#define ECIA_EN_CLR22_REG_OFST         _UINT32_(0x124)     /* (ECIA_EN_CLR22) GIRQ22 Enable Clear Register Offset */
#define ECIA_SRC23_REG_OFST            _UINT32_(0x12C)     /* (ECIA_SRC23) GIRQ23 Source Register Offset */
#define ECIA_EN_SET23_REG_OFST         _UINT32_(0x130)     /* (ECIA_EN_SET23) GIRQ23 Enable Set Register Offset */
#define ECIA_RESULT23_REG_OFST         _UINT32_(0x134)     /* (ECIA_RESULT23) GIRQ23 Result Register Offset */
#define ECIA_EN_CLR23_REG_OFST         _UINT32_(0x138)     /* (ECIA_EN_CLR23) GIRQ23 Enable Clear Register Offset */
#define ECIA_SRC24_REG_OFST            _UINT32_(0x140)     /* (ECIA_SRC24) GIRQ24 Source Register Offset */
#define ECIA_EN_SET24_REG_OFST         _UINT32_(0x144)     /* (ECIA_EN_SET24) GIRQ24 Enable Set Register Offset */
#define ECIA_RESULT24_REG_OFST         _UINT32_(0x148)     /* (ECIA_RESULT24) GIRQ24 Result Register Offset */
#define ECIA_EN_CLR24_REG_OFST         _UINT32_(0x14C)     /* (ECIA_EN_CLR24) GIRQ24 Enable Clear Register Offset */
#define ECIA_SRC25_REG_OFST            _UINT32_(0x154)     /* (ECIA_SRC25) GIRQ25 Source Register Offset */
#define ECIA_EN_SET25_REG_OFST         _UINT32_(0x158)     /* (ECIA_EN_SET25) GIRQ25 Enable Set Register Offset */
#define ECIA_RESULT25_REG_OFST         _UINT32_(0x15C)     /* (ECIA_RESULT25) GIRQ25 Result Register Offset */
#define ECIA_EN_CLR25_REG_OFST         _UINT32_(0x160)     /* (ECIA_EN_CLR25) GIRQ25 Enable Clear Register Offset */
#define ECIA_SRC26_REG_OFST            _UINT32_(0x168)     /* (ECIA_SRC26) GIRQ26 Source Register Offset */
#define ECIA_EN_SET26_REG_OFST         _UINT32_(0x16C)     /* (ECIA_EN_SET26) GIRQ26 Enable Set Register Offset */
#define ECIA_RESULT26_REG_OFST         _UINT32_(0x170)     /* (ECIA_RESULT26) GIRQ26 Result Register Offset */
#define ECIA_EN_CLR26_REG_OFST         _UINT32_(0x174)     /* (ECIA_EN_CLR26) GIRQ26 Enable Clear Register Offset */
#define ECIA_BLK_EN_SET_REG_OFST       _UINT32_(0x200)     /* (ECIA_BLK_EN_SET) Block Enable Set Register Offset */
#define ECIA_BLK_EN_CLR_REG_OFST       _UINT32_(0x204)     /* (ECIA_BLK_EN_CLR) Block Enable Clear Register. Offset */
#define ECIA_BLK_IRQ_VTOR_REG_OFST     _UINT32_(0x208)     /* (ECIA_BLK_IRQ_VTOR) Block IRQ Vector Register Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/** \brief ECIA register API structure */
typedef struct
{  /* The ECIA works in conjunction with the processor interrupt interface to handle hardware interrupts andd exceptions. */
  __IO  uint32_t                       ECIA_SRC8;          /**< Offset: 0x00 (R/W  32) GIRQ8 Source Register */
  __IO  uint32_t                       ECIA_EN_SET8;       /**< Offset: 0x04 (R/W  32) GIRQ8 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT8;       /**< Offset: 0x08 (R/   32) GIRQ8 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR8;       /**< Offset: 0x0C (R/W  32) GIRQ8 Enable Clear Register */
  __I   uint8_t                        Reserved1[0x04];
  __IO  uint32_t                       ECIA_SRC9;          /**< Offset: 0x14 (R/W  32) GIRQ9 Source Register */
  __IO  uint32_t                       ECIA_EN_SET9;       /**< Offset: 0x18 (R/W  32) GIRQ9 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT9;       /**< Offset: 0x1C (R/   32) GIRQ9 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR9;       /**< Offset: 0x20 (R/W  32) GIRQ9 Enable Clear Register */
  __I   uint8_t                        Reserved2[0x04];
  __IO  uint32_t                       ECIA_SRC10;         /**< Offset: 0x28 (R/W  32) GIRQ10 Source Register */
  __IO  uint32_t                       ECIA_EN_SET10;      /**< Offset: 0x2C (R/W  32) GIRQ10 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT10;      /**< Offset: 0x30 (R/   32) GIRQ10 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR10;      /**< Offset: 0x34 (R/W  32) GIRQ10 Enable Clear Register */
  __I   uint8_t                        Reserved3[0x04];
  __IO  uint32_t                       ECIA_SRC11;         /**< Offset: 0x3C (R/W  32) GIRQ11 Source Register */
  __IO  uint32_t                       ECIA_EN_SET11;      /**< Offset: 0x40 (R/W  32) GIRQ11 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT11;      /**< Offset: 0x44 (R/   32) GIRQ11 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR11;      /**< Offset: 0x48 (R/W  32) GIRQ11 Enable Clear Register */
  __I   uint8_t                        Reserved4[0x04];
  __IO  uint32_t                       ECIA_SRC12;         /**< Offset: 0x50 (R/W  32) GIRQ12 Source Register */
  __IO  uint32_t                       ECIA_EN_SET12;      /**< Offset: 0x54 (R/W  32) GIRQ12 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT12;      /**< Offset: 0x58 (R/   32) GIRQ12 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR12;      /**< Offset: 0x5C (R/W  32) GIRQ12 Enable Clear Register */
  __I   uint8_t                        Reserved5[0x04];
  __IO  uint32_t                       ECIA_SRC13;         /**< Offset: 0x64 (R/W  32) GIRQ13 Source Register */
  __IO  uint32_t                       ECIA_EN_SET13;      /**< Offset: 0x68 (R/W  32) GIRQ13 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT13;      /**< Offset: 0x6C (R/   32) GIRQ13 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR13;      /**< Offset: 0x70 (R/W  32) GIRQ13 Enable Clear Register */
  __I   uint8_t                        Reserved6[0x04];
  __IO  uint32_t                       ECIA_SRC14;         /**< Offset: 0x78 (R/W  32) GIRQ14 Source Register */
  __IO  uint32_t                       ECIA_EN_SET14;      /**< Offset: 0x7C (R/W  32) GIRQ14 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT14;      /**< Offset: 0x80 (R/   32) GIRQ14 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR14;      /**< Offset: 0x84 (R/W  32) GIRQ14 Enable Clear Register */
  __I   uint8_t                        Reserved7[0x04];
  __IO  uint32_t                       ECIA_SRC15;         /**< Offset: 0x8C (R/W  32) GIRQ15 Source Register */
  __IO  uint32_t                       ECIA_EN_SET15;      /**< Offset: 0x90 (R/W  32) GIRQ15 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT15;      /**< Offset: 0x94 (R/   32) GIRQ15 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR15;      /**< Offset: 0x98 (R/W  32) GIRQ15 Enable Clear Register */
  __I   uint8_t                        Reserved8[0x04];
  __IO  uint32_t                       ECIA_SRC16;         /**< Offset: 0xA0 (R/W  32) GIRQ16 Source Register */
  __IO  uint32_t                       ECIA_EN_SET16;      /**< Offset: 0xA4 (R/W  32) GIRQ16 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT16;      /**< Offset: 0xA8 (R/   32) GIRQ16 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR16;      /**< Offset: 0xAC (R/W  32) GIRQ16 Enable Clear Register */
  __I   uint8_t                        Reserved9[0x04];
  __IO  uint32_t                       ECIA_SRC17;         /**< Offset: 0xB4 (R/W  32) GIRQ17 Source Register */
  __IO  uint32_t                       ECIA_EN_SET17;      /**< Offset: 0xB8 (R/W  32) GIRQ17 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT17;      /**< Offset: 0xBC (R/   32) GIRQ17 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR17;      /**< Offset: 0xC0 (R/W  32) GIRQ17 Enable Clear Register */
  __I   uint8_t                        Reserved10[0x04];
  __IO  uint32_t                       ECIA_SRC18;         /**< Offset: 0xC8 (R/W  32) GIRQ18 Source Register */
  __IO  uint32_t                       ECIA_EN_SET18;      /**< Offset: 0xCC (R/W  32) GIRQ18 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT18;      /**< Offset: 0xD0 (R/   32) GIRQ18 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR18;      /**< Offset: 0xD4 (R/W  32) GIRQ18 Enable Clear Register */
  __I   uint8_t                        Reserved11[0x04];
  __IO  uint32_t                       ECIA_SRC19;         /**< Offset: 0xDC (R/W  32) GIRQ19 Source Register */
  __IO  uint32_t                       ECIA_EN_SET19;      /**< Offset: 0xE0 (R/W  32) GIRQ19 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT19;      /**< Offset: 0xE4 (R/   32) GIRQ19 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR19;      /**< Offset: 0xE8 (R/W  32) GIRQ19 Enable Clear Register */
  __I   uint8_t                        Reserved12[0x04];
  __IO  uint32_t                       ECIA_SRC20;         /**< Offset: 0xF0 (R/W  32) GIRQ20 Source Register */
  __IO  uint32_t                       ECIA_EN_SET20;      /**< Offset: 0xF4 (R/W  32) GIRQ20 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT20;      /**< Offset: 0xF8 (R/   32) GIRQ20 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR20;      /**< Offset: 0xFC (R/W  32) GIRQ20 Enable Clear Register */
  __I   uint8_t                        Reserved13[0x04];
  __IO  uint32_t                       ECIA_SRC21;         /**< Offset: 0x104 (R/W  32) GIRQ21 Source Register */
  __IO  uint32_t                       ECIA_EN_SET21;      /**< Offset: 0x108 (R/W  32) GIRQ21 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT21;      /**< Offset: 0x10C (R/   32) GIRQ21 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR21;      /**< Offset: 0x110 (R/W  32) GIRQ21 Enable Clear Register */
  __I   uint8_t                        Reserved14[0x04];
  __IO  uint32_t                       ECIA_SRC22;         /**< Offset: 0x118 (R/W  32) GIRQ22 Source Register */
  __IO  uint32_t                       ECIA_EN_SET22;      /**< Offset: 0x11C (R/W  32) GIRQ22 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT22;      /**< Offset: 0x120 (R/   32) GIRQ22 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR22;      /**< Offset: 0x124 (R/W  32) GIRQ22 Enable Clear Register */
  __I   uint8_t                        Reserved15[0x04];
  __IO  uint32_t                       ECIA_SRC23;         /**< Offset: 0x12C (R/W  32) GIRQ23 Source Register */
  __IO  uint32_t                       ECIA_EN_SET23;      /**< Offset: 0x130 (R/W  32) GIRQ23 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT23;      /**< Offset: 0x134 (R/   32) GIRQ23 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR23;      /**< Offset: 0x138 (R/W  32) GIRQ23 Enable Clear Register */
  __I   uint8_t                        Reserved16[0x04];
  __IO  uint32_t                       ECIA_SRC24;         /**< Offset: 0x140 (R/W  32) GIRQ24 Source Register */
  __IO  uint32_t                       ECIA_EN_SET24;      /**< Offset: 0x144 (R/W  32) GIRQ24 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT24;      /**< Offset: 0x148 (R/   32) GIRQ24 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR24;      /**< Offset: 0x14C (R/W  32) GIRQ24 Enable Clear Register */
  __I   uint8_t                        Reserved17[0x04];
  __IO  uint32_t                       ECIA_SRC25;         /**< Offset: 0x154 (R/W  32) GIRQ25 Source Register */
  __IO  uint32_t                       ECIA_EN_SET25;      /**< Offset: 0x158 (R/W  32) GIRQ25 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT25;      /**< Offset: 0x15C (R/   32) GIRQ25 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR25;      /**< Offset: 0x160 (R/W  32) GIRQ25 Enable Clear Register */
  __I   uint8_t                        Reserved18[0x04];
  __IO  uint32_t                       ECIA_SRC26;         /**< Offset: 0x168 (R/W  32) GIRQ26 Source Register */
  __IO  uint32_t                       ECIA_EN_SET26;      /**< Offset: 0x16C (R/W  32) GIRQ26 Enable Set Register */
  __I   uint32_t                       ECIA_RESULT26;      /**< Offset: 0x170 (R/   32) GIRQ26 Result Register */
  __IO  uint32_t                       ECIA_EN_CLR26;      /**< Offset: 0x174 (R/W  32) GIRQ26 Enable Clear Register */
  __I   uint8_t                        Reserved19[0x88];
  __IO  uint32_t                       ECIA_BLK_EN_SET;    /**< Offset: 0x200 (R/W  32) Block Enable Set Register */
  __IO  uint32_t                       ECIA_BLK_EN_CLR;    /**< Offset: 0x204 (R/W  32) Block Enable Clear Register. */
  __I   uint32_t                       ECIA_BLK_IRQ_VTOR;  /**< Offset: 0x208 (R/   32) Block IRQ Vector Register */
} ecia_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _0525SG12_ECIA_COMPONENT_H_ */
