//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:56 AM
//
//
module testbench;
	reg [0:15] indata_array;
	reg bench_reset;
	wire bench_pck0;
	wire bench_ck_1356meg;
	wire bench_ck_1356megb;
	wire bench_pwr_lo;
	wire bench_pwr_hi;
	wire bench_pwr_oe1;
	wire bench_pwr_oe2;
	wire bench_pwr_oe3;
	wire bench_pwr_oe4;
	wire [7:0]bench_adc_d;
	wire bench_adc_clk;
	wire bench_ssp_dout;
	wire bench_ssp_frame;
	wire bench_ssp_din;
	wire bench_ssp_clk;
	wire bench_cross_hi;
	wire bench_cross_lo;
	wire bench_dbg;
	wire [2:0]bench_mod_type;



	assign bench_pck0 = indata_array[0:0];
	assign bench_ck_1356meg = indata_array[1:1];
	assign bench_ck_1356megb = indata_array[2:2];
	assign bench_adc_d = indata_array[3:10];
	assign bench_ssp_dout = indata_array[11:11];
	assign bench_cross_hi = indata_array[12:12];
	assign bench_cross_lo = indata_array[13:13];
	assign bench_mod_type = indata_array[14:16];

	initial
	begin
    $dumpfile("55.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	hi_iso14443a inst(
        .pck0(bench_pck0), 
        .ck_1356meg(bench_ck_1356meg), 
        .ck_1356megb(bench_ck_1356megb), 
        .pwr_lo(bench_pwr_lo), 
        .pwr_hi(bench_pwr_hi), 
        .pwr_oe1(bench_pwr_oe1), 
        .pwr_oe2(bench_pwr_oe2), 
        .pwr_oe3(bench_pwr_oe3), 
        .pwr_oe4(bench_pwr_oe4), 
        .adc_d(bench_adc_d), 
        .adc_clk(bench_adc_clk), 
        .ssp_dout(bench_ssp_dout), 
        .ssp_frame(bench_ssp_frame), 
        .ssp_din(bench_ssp_din), 
        .ssp_clk(bench_ssp_clk), 
        .cross_hi(bench_cross_hi), 
        .cross_lo(bench_cross_lo), 
        .dbg(bench_dbg), 
        .mod_type(bench_mod_type)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, pck0 = %b , ck_1356meg = %b , ck_1356megb = %b , adc_d = %b , ssp_dout = %b , cross_hi = %b , cross_lo = %b , mod_type = %b , pwr_lo = %b , pwr_hi = %b , pwr_oe1 = %b , pwr_oe2 = %b , pwr_oe3 = %b , pwr_oe4 = %b , adc_clk = %b , ssp_frame = %b , ssp_din = %b , ssp_clk = %b , dbg = %b  ",
			bench_reset, bench_pck0, bench_ck_1356meg, bench_ck_1356megb, bench_adc_d, bench_ssp_dout, bench_cross_hi, bench_cross_lo, bench_mod_type, bench_pwr_lo, bench_pwr_hi, bench_pwr_oe1, bench_pwr_oe2, bench_pwr_oe3, bench_pwr_oe4, bench_adc_clk, bench_ssp_frame, bench_ssp_din, bench_ssp_clk, bench_dbg);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
