// Seed: 1750278440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial id_4 = id_4;
  assign id_4 = 1;
  wire id_5;
  assign id_3 = id_5;
  assign id_4 = id_5;
  assign id_2 = -1;
  wire id_6;
endmodule
program module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  wire id_2,
    input  wor  id_3
);
  if (1 ? 1 : -1) begin : LABEL_0
    assign id_1 = id_3;
    assign id_1 = id_0;
    begin : LABEL_0
      assign id_1 = id_3;
      assign id_1 = id_2;
    end
  end else begin : LABEL_0
    assign id_1 = -1'b0;
    wire id_5;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.type_7 = 0;
endmodule
