 
****************************************
Report : qor
Design : core
Version: T-2022.03-SP3
Date   : Tue Jun  6 19:43:09 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.10
  Critical Path Slack:           7.59
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:          8.92
  Critical Path Slack:           0.93
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          7.95
  Critical Path Slack:           2.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.10
  No. of Hold Violations:       54.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       3631
  Leaf Cell Count:               8896
  Buf/Inv Cell Count:             912
  Buf Cell Count:                 299
  Inv Cell Count:                 613
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6106
  Sequential Cell Count:         2790
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7076.132167
  Noncombinational Area: 12372.191551
  Buf/Inv Area:            550.087997
  Total Buffer Area:           233.55
  Total Inverter Area:         316.54
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             19448.323718
  Design Area:           19448.323718


  Design Rules
  -----------------------------------
  Total Number of Nets:         11200
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.34
  Logic Optimization:                  0.75
  Mapping Optimization:                3.90
  -----------------------------------------
  Overall Compile Time:               14.38
  Overall Compile Wall Clock Time:     7.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.10  Number of Violating Paths: 54

  --------------------------------------------------------------------


1
