{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 11:35:15 2019 " "Info: Processing started: Thu Aug 22 11:35:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CO-MIPS32 -c CO-MIPS32 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CO-MIPS32 -c CO-MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CO-MIPS32 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CO-MIPS32\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "Critical Warning: No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF " "Info: Pin ZF not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ZF } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 264 1232 1408 280 "ZF" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[31\] " "Info: Pin IW\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[31] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[30\] " "Info: Pin IW\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[30] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[29\] " "Info: Pin IW\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[29] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[28\] " "Info: Pin IW\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[28] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[27\] " "Info: Pin IW\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[27] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[26\] " "Info: Pin IW\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[26] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[25\] " "Info: Pin IW\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[25] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[24\] " "Info: Pin IW\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[24] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[23\] " "Info: Pin IW\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[23] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[22\] " "Info: Pin IW\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[22] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[21\] " "Info: Pin IW\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[21] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[20\] " "Info: Pin IW\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[20] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[19\] " "Info: Pin IW\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[19] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[18\] " "Info: Pin IW\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[18] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[17\] " "Info: Pin IW\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[17] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[16\] " "Info: Pin IW\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[16] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[15\] " "Info: Pin IW\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[15] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[14\] " "Info: Pin IW\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[14] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[13\] " "Info: Pin IW\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[13] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[12\] " "Info: Pin IW\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[12] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[11\] " "Info: Pin IW\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[11] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[10\] " "Info: Pin IW\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[10] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[9\] " "Info: Pin IW\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[9] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[8\] " "Info: Pin IW\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[8] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[7\] " "Info: Pin IW\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[7] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[6\] " "Info: Pin IW\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[6] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[5\] " "Info: Pin IW\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[5] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[4\] " "Info: Pin IW\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[4] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[3\] " "Info: Pin IW\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[3] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[2\] " "Info: Pin IW\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[2] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[1\] " "Info: Pin IW\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[1] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IW\[0\] " "Info: Pin IW\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { IW[0] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 1168 1024 1200 1184 "IW\[31..0\]" "" } { 256 160 352 272 "IW\[25..21\]" "" } { 272 160 352 288 "IW\[20..16\]" "" } { 64 288 369 80 "IW\[20..16\]" "" } { 480 160 568 496 "IW\[15..0\]" "" } { 80 288 369 96 "IW\[15..11\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Info: Pin OF not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OF } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 240 1232 1408 256 "OF" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtr\[0\] " "Info: Pin ALUCtr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ALUCtr[0] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 216 -8 160 232 "ALUCtr\[2..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUCtr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtr\[1\] " "Info: Pin ALUCtr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ALUCtr[1] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 216 -8 160 232 "ALUCtr\[2..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUCtr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUCtr\[2\] " "Info: Pin ALUCtr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ALUCtr[2] } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 216 -8 160 232 "ALUCtr\[2..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUCtr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUBSel " "Info: Pin ALUBSel not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ALUBSel } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 168 -8 160 184 "ALUBSel" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUBSel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ExtCtr " "Info: Pin ExtCtr not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ExtCtr } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 504 -8 160 520 "ExtCtr" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExtCtr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0 " "Info: Pin P0 not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P0 } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 344 -8 160 360 "P0" "" } { 1032 944 1088 1048 "P0" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RWDSel " "Info: Pin RWDSel not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { RWDSel } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 376 -8 160 392 "RWDSel" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWDSel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLRN " "Info: Pin CLRN not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLRN } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 360 -8 160 376 "CLRN" "" } { 824 1160 1384 840 "CLRN" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RWSel " "Info: Pin RWSel not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { RWSel } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 144 -8 160 160 "RWSel" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWSel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWr " "Info: Pin RegWr not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { RegWr } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 312 -8 160 328 "RegWr" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1 " "Info: Pin P1 not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { P1 } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 496 1048 1216 512 "P1" "" } { 696 976 1008 712 "P1" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRd " "Info: Pin MemRd not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemRd } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 464 1048 1216 480 "MemRd" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWr " "Info: Pin MemWr not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { MemWr } } } { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 480 1048 1216 496 "MemWr" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CO-MIPS32.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CO-MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -rise_to \[get_clocks \{P0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P1\}\] -fall_to \[get_clocks \{P0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -rise_to \[get_clocks \{P1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{P0\}\] -fall_to \[get_clocks \{P1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P0~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node P0~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 344 -8 160 360 "P0" "" } { 1032 944 1088 1048 "P0" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4559 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "P1~input (placed in PIN 32 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node P1~input (placed in PIN 32 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 496 1048 1216 512 "P1" "" } { 696 976 1008 712 "P1" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4564 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLRN~input (placed in PIN 33 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLRN~input (placed in PIN 33 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DataPath.bdf" "" { Schematic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/DataPath.bdf" { { 360 -8 160 376 "CLRN" "" } { 824 1160 1384 840 "CLRN" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Documents/GitHub/MIPS32-Computer-Demo/" 0 { } { { 0 { 0 ""} 0 4561 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 10 34 0 " "Info: Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 10 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 10 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 16 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 53% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:35:27 2019 " "Info: Processing ended: Thu Aug 22 11:35:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
