[0x7FFF78A470E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)

****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1214 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/pa.fromNetlist.tcl
# create_project -name dec -dir "C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/planAhead_run_1" -part xc3s100ecp132-4
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 447.754 ; gain = 59.680
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/decoder.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/rjuan/Desktop/ISEProjects/lab5/dec} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "decoder.ucf" [current_fileset -constrset]
Adding file 'C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/decoder.ucf' to fileset 'constrs_1'
# add_files [list {decoder.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design decoder.ngc ...
WARNING:NetListWriters:298 - No output is written to decoder.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Dout<12 : 2> on block decoder is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file decoder.edif ...
ngc2edif: Total memory usage is 87156 kilobytes

[0x7FFF78A470E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
[0x7FFF78A470E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
Parsing EDIF File [./planAhead_run_1/dec.data/cache/decoder_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/dec.data/cache/decoder_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/decoder.ucf]
Finished Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab5/dec/decoder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: bf069d43
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 570.453 ; gain = 119.789
startgroup
set_property package_pin P11 [get_ports {Ain[0]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {Ain[1]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {Ain[2]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {Ain[3]}]
endgroup
startgroup
set_property package_pin B2 [get_ports A]
endgroup
startgroup
set_property package_pin A3 [get_ports B]
endgroup
startgroup
set_property package_pin J3 [get_ports C]
endgroup
set_property package_pin "" [get_ports [list  B]]
set_property package_pin "" [get_ports [list  C]]
startgroup
set_property package_pin J3 [get_ports B]
endgroup
startgroup
set_property package_pin A3 [get_ports D]
endgroup
startgroup
set_property package_pin B5 [get_ports C]
endgroup
startgroup
set_property package_pin C6 [get_ports E]
endgroup
save_constraints
save_constraints: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 588.984 ; gain = 0.000
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Feb 26 00:20:55 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
[0x7FFF78A470E3] ANOMALY: use of REX.w is meaningless (default operand size is 64)
