{"result": {"query": ":facetid:toc:\"db/conf/iccd/iccd1992.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "173.33"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "120", "@dc": "120", "@oc": "120", "@id": "40552306", "text": ":facetid:toc:db/conf/iccd/iccd1992.bht"}}, "hits": {"@total": "120", "@computed": "120", "@sent": "120", "@first": "0", "hit": [{"@score": "1", "@id": "6502920", "info": {"authors": {"author": [{"@pid": "35/3472", "text": "Eric Aardoom"}, {"@pid": "53/4665", "text": "Paul Stravers"}]}, "title": "An Application Specific Processor for a Multi-System Navigation Receiver.", "venue": "ICCD", "pages": "128-131", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AardoomS92", "doi": "10.1109/ICCD.1992.276192", "ee": "https://doi.org/10.1109/ICCD.1992.276192", "url": "https://dblp.org/rec/conf/iccd/AardoomS92"}, "url": "URL#6502920"}, {"@score": "1", "@id": "6502921", "info": {"authors": {"author": [{"@pid": "11/6308", "text": "Jay K. Adams"}, {"@pid": "t/DonaldEThomas", "text": "Donald E. Thomas"}]}, "title": "Addressing the Tradeoff Between Standard and Custom ICs in System Level Design.", "venue": "ICCD", "pages": "194-197", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AdamsT92", "doi": "10.1109/ICCD.1992.276247", "ee": "https://doi.org/10.1109/ICCD.1992.276247", "url": "https://dblp.org/rec/conf/iccd/AdamsT92"}, "url": "URL#6502921"}, {"@score": "1", "@id": "6502922", "info": {"authors": {"author": [{"@pid": "66/5791", "text": "Sami A. Al-Arian"}, {"@pid": "31/230", "text": "Musaed A. Al-Kharji"}]}, "title": "Fault Simulation and Test Generation by Fault Sampling Techniques.", "venue": "ICCD", "pages": "365-368", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Al-ArianA92", "doi": "10.1109/ICCD.1992.276290", "ee": "https://doi.org/10.1109/ICCD.1992.276290", "url": "https://dblp.org/rec/conf/iccd/Al-ArianA92"}, "url": "URL#6502922"}, {"@score": "1", "@id": "6502923", "info": {"authors": {"author": {"@pid": "60/6972", "text": "Jeffrey I. Alter"}}, "title": "DACCT - Dynamic ACCess Testing of IBM Large Systems.", "venue": "ICCD", "pages": "240-244", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Alter92", "doi": "10.1109/ICCD.1992.276259", "ee": "https://doi.org/10.1109/ICCD.1992.276259", "url": "https://dblp.org/rec/conf/iccd/Alter92"}, "url": "URL#6502923"}, {"@score": "1", "@id": "6502924", "info": {"authors": {"author": {"@pid": "86/1258", "text": "Walker Anderson"}}, "title": "Logical Verification of the NVAX CPU Chip Design.", "venue": "ICCD", "pages": "306-309", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Anderson92", "doi": "10.1109/ICCD.1992.276276", "ee": "https://doi.org/10.1109/ICCD.1992.276276", "url": "https://dblp.org/rec/conf/iccd/Anderson92"}, "url": "URL#6502924"}, {"@score": "1", "@id": "6502925", "info": {"authors": {"author": [{"@pid": "86/2915", "text": "James H. Aylor"}, {"@pid": "51/1501", "text": "Raul Camposano"}, {"@pid": "59/747", "text": "Michael A. Schuette"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "99/2849", "text": "Nam S. Woo"}]}, "title": "The Future of Embedded System Design.", "venue": "ICCD", "pages": "144-146", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/AylorCSWW92", "doi": "10.1109/ICCD.1992.276236", "ee": "https://doi.org/10.1109/ICCD.1992.276236", "url": "https://dblp.org/rec/conf/iccd/AylorCSWW92"}, "url": "URL#6502925"}, {"@score": "1", "@id": "6502926", "info": {"authors": {"author": {"@pid": "89/1915", "text": "Jeffery Banker"}}, "title": "Designing ASICs for Use with Multichip Modules.", "venue": "ICCD", "pages": "54-58", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Banker92", "doi": "10.1109/ICCD.1992.276207", "ee": "https://doi.org/10.1109/ICCD.1992.276207", "url": "https://dblp.org/rec/conf/iccd/Banker92"}, "url": "URL#6502926"}, {"@score": "1", "@id": "6502927", "info": {"authors": {"author": [{"@pid": "88/4672", "text": "Debra Bernstein"}, {"@pid": "08/918", "text": "John F. Brown III"}, {"@pid": "51/1240", "text": "Rebecca L. Stamm"}, {"@pid": "77/2221", "text": "G. Michael Uhler"}]}, "title": "NVAX and NVAX + Single-Chip CMOS VAX Microprocessors.", "venue": "ICCD", "pages": "302-305", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BernsteinBSU92", "doi": "10.1109/ICCD.1992.276275", "ee": "https://doi.org/10.1109/ICCD.1992.276275", "url": "https://dblp.org/rec/conf/iccd/BernsteinBSU92"}, "url": "URL#6502927"}, {"@score": "1", "@id": "6502928", "info": {"authors": {"author": [{"@pid": "78/1777", "text": "T. Besson"}, {"@pid": "33/6234", "text": "H. Bouzouzou"}, {"@pid": "78/3782", "text": "M. Crastes"}, {"@pid": "24/6984", "text": "Ion Floricica"}, {"@pid": "70/5901", "text": "Gabriele Saucier"}]}, "title": "Synthesis on Multiplexer-Based F.P.G.A. Using Binary Decision Diagrams.", "venue": "ICCD", "pages": "163-167", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BessonBCFS92", "doi": "10.1109/ICCD.1992.276241", "ee": "https://doi.org/10.1109/ICCD.1992.276241", "url": "https://dblp.org/rec/conf/iccd/BessonBCFS92"}, "url": "URL#6502928"}, {"@score": "1", "@id": "6502929", "info": {"authors": {"author": [{"@pid": "91/2413", "text": "Narasimha B. Bhat"}, {"@pid": "15/735", "text": "Dwight D. Hill"}]}, "title": "Routable Technologie Mapping for LUT FPGAs.", "venue": "ICCD", "pages": "95-98", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BhatH92", "doi": "10.1109/ICCD.1992.276199", "ee": "https://doi.org/10.1109/ICCD.1992.276199", "url": "https://dblp.org/rec/conf/iccd/BhatH92"}, "url": "URL#6502929"}, {"@score": "1", "@id": "6502930", "info": {"authors": {"author": [{"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "48/5665", "text": "David LaPotin"}, {"@pid": "98/811", "text": "Gopalakrishnan Vijayan"}, {"@pid": "09/623", "text": "Sungho Kim"}]}, "title": "Workload-Driven Floorplanning for MIPS Optimization.", "venue": "ICCD", "pages": "387-391", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BoseLVK92", "doi": "10.1109/ICCD.1992.276296", "ee": "https://doi.org/10.1109/ICCD.1992.276296", "url": "https://dblp.org/rec/conf/iccd/BoseLVK92"}, "url": "URL#6502930"}, {"@score": "1", "@id": "6502931", "info": {"authors": {"author": [{"@pid": "60/3264", "text": "Daniel Brand"}, {"@pid": "60/6657", "text": "Vijay S. Iyengar"}]}, "title": "Identification of Single Gate Delay Fault Redundancies.", "venue": "ICCD", "pages": "24-28", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BrandI92", "doi": "10.1109/ICCD.1992.276213", "ee": "https://doi.org/10.1109/ICCD.1992.276213", "url": "https://dblp.org/rec/conf/iccd/BrandI92"}, "url": "URL#6502931"}, {"@score": "1", "@id": "6502932", "info": {"authors": {"author": [{"@pid": "95/2787", "text": "Erik Brunvand"}, {"@pid": "59/1236", "text": "Nick Michell"}, {"@pid": "98/2188", "text": "Kent F. Smith"}]}, "title": "A Comparison of Self-Timed Design Using FPGA, CMOS, and GaAs Technologies.", "venue": "ICCD", "pages": "76-80", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/BrunvandMS92", "doi": "10.1109/ICCD.1992.276203", "ee": "https://doi.org/10.1109/ICCD.1992.276203", "url": "https://dblp.org/rec/conf/iccd/BrunvandMS92"}, "url": "URL#6502932"}, {"@score": "1", "@id": "6502933", "info": {"authors": {"author": {"@pid": "84/1003", "text": "Jerry R. Burch"}}, "title": "Delay Models for Verifying Speed-Dependent Asynchronous Circuits.", "venue": "ICCD", "pages": "270-274", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Burch92", "doi": "10.1109/ICCD.1992.276267", "ee": "https://doi.org/10.1109/ICCD.1992.276267", "url": "https://dblp.org/rec/conf/iccd/Burch92"}, "url": "URL#6502933"}, {"@score": "1", "@id": "6502934", "info": {"authors": {"author": [{"@pid": "36/6222", "text": "Michael Butts"}, {"@pid": "15/2557", "text": "Jon Batcheller"}, {"@pid": "72/5798", "text": "Joseph Varghese"}]}, "title": "An Efficient Logic Emulation System.", "venue": "ICCD", "pages": "138-141", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ButtsBV92", "doi": "10.1109/ICCD.1992.276356", "ee": "https://doi.org/10.1109/ICCD.1992.276356", "url": "https://dblp.org/rec/conf/iccd/ButtsBV92"}, "url": "URL#6502934"}, {"@score": "1", "@id": "6502935", "info": {"authors": {"author": [{"@pid": "14/5359-3", "text": "Yang Cai 0003"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Channel Density Minimization by Pin Permutation.", "venue": "ICCD", "pages": "378-382", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CaiW92", "doi": "10.1109/ICCD.1992.276294", "ee": "https://doi.org/10.1109/ICCD.1992.276294", "url": "https://dblp.org/rec/conf/iccd/CaiW92"}, "url": "URL#6502935"}, {"@score": "1", "@id": "6502936", "info": {"authors": {"author": {"@pid": "44/634", "text": "Eduard Cerny"}}, "title": "Verification of I/O Trace Set Inclusion for a Class of Non-Deterministic Finite State Machines.", "venue": "ICCD", "pages": "526-530", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Cerny92", "doi": "10.1109/ICCD.1992.276231", "ee": "https://doi.org/10.1109/ICCD.1992.276231", "url": "https://dblp.org/rec/conf/iccd/Cerny92"}, "url": "URL#6502936"}, {"@score": "1", "@id": "6502937", "info": {"authors": {"author": [{"@pid": "56/4267", "text": "Ashok K. Chandra"}, {"@pid": "60/6657", "text": "Vijay S. Iyengar"}]}, "title": "Constraint Slving for Test Case Generation.", "venue": "ICCD", "pages": "245-248", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChandraI92", "doi": "10.1109/ICCD.1992.276260", "ee": "https://doi.org/10.1109/ICCD.1992.276260", "url": "https://dblp.org/rec/conf/iccd/ChandraI92"}, "url": "URL#6502937"}, {"@score": "1", "@id": "6502938", "info": {"authors": {"author": [{"@pid": "57/2331", "text": "Shih-Chieh Chang"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Technology Mapping via Transformations of Function Graphs.", "venue": "ICCD", "pages": "159-162", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChangM92", "doi": "10.1109/ICCD.1992.276240", "ee": "https://doi.org/10.1109/ICCD.1992.276240", "url": "https://dblp.org/rec/conf/iccd/ChangM92"}, "url": "URL#6502938"}, {"@score": "1", "@id": "6502939", "info": {"authors": {"author": {"@pid": "31/928", "text": "Abhijit Chatterjee"}}, "title": "A New Approach to Fault-Tolerance in Linear Analog Systems Based on Checksum-Coded State Space Representations.", "venue": "ICCD", "pages": "478-481", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Chatterjee92", "doi": "10.1109/ICCD.1992.276320", "ee": "https://doi.org/10.1109/ICCD.1992.276320", "url": "https://dblp.org/rec/conf/iccd/Chatterjee92"}, "url": "URL#6502939"}, {"@score": "1", "@id": "6502940", "info": {"authors": {"author": [{"@pid": "26/3209", "text": "Thou-Ho Chen"}, {"@pid": "57/3229", "text": "Liang-Gee Chen"}, {"@pid": "33/3685", "text": "Yi-Shing Chang"}]}, "title": "Design of Concurrent Error-Detectable VLSI-Based Array Dividers.", "venue": "ICCD", "pages": "72-75", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenCC92", "doi": "10.1109/ICCD.1992.276204", "ee": "https://doi.org/10.1109/ICCD.1992.276204", "url": "https://dblp.org/rec/conf/iccd/ChenCC92"}, "url": "URL#6502940"}, {"@score": "1", "@id": "6502941", "info": {"authors": {"author": [{"@pid": "74/1080", "text": "Tom Chen 0001"}, {"@pid": "23/3262", "text": "Glen Sunada"}]}, "title": "An Ultra-Large Capacity Single-Chip Memory Architecture With Self-Testing and Self-Repairing.", "venue": "ICCD", "pages": "576-581", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenS92", "doi": "10.1109/ICCD.1992.276222", "ee": "https://doi.org/10.1109/ICCD.1992.276222", "url": "https://dblp.org/rec/conf/iccd/ChenS92"}, "url": "URL#6502941"}, {"@score": "1", "@id": "6502942", "info": {"authors": {"author": [{"@pid": "51/4437", "text": "Chien-In Henry Chen"}, {"@pid": "18/4645", "text": "Joel T. Yuen"}]}, "title": "Concurrent Test Scheduling in Built-In Self-Test Environment.", "venue": "ICCD", "pages": "256-259", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenY92", "doi": "10.1109/ICCD.1992.276263", "ee": "https://doi.org/10.1109/ICCD.1992.276263", "url": "https://dblp.org/rec/conf/iccd/ChenY92"}, "url": "URL#6502942"}, {"@score": "1", "@id": "6502943", "info": {"authors": {"author": [{"@pid": "51/4437", "text": "Chien-In Henry Chen"}, {"@pid": "18/4645", "text": "Joel T. Yuen"}, {"@pid": "21/6965", "text": "Ji-Der Lee"}]}, "title": "Autonomous-Tol for Hardware Partitioning in a Built-in Self-Test Environment.", "venue": "ICCD", "pages": "264-267", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ChenYL92", "doi": "10.1109/ICCD.1992.276265", "ee": "https://doi.org/10.1109/ICCD.1992.276265", "url": "https://dblp.org/rec/conf/iccd/ChenYL92"}, "url": "URL#6502943"}, {"@score": "1", "@id": "6502944", "info": {"authors": {"author": {"@pid": "33/1015", "text": "Tam-Anh Chu"}}, "title": "Automatic Synthesis and Verification of Hazard-Free Control Circuits from Asynchronous Finite State Machine Specifications.", "venue": "ICCD", "pages": "407-413", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Chu92", "doi": "10.1109/ICCD.1992.276302", "ee": "https://doi.org/10.1109/ICCD.1992.276302", "url": "https://dblp.org/rec/conf/iccd/Chu92"}, "url": "URL#6502944"}, {"@score": "1", "@id": "6502945", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "24/4591", "text": "Yuzheng Ding"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "90/5513", "text": "Peter Trajmar"}, {"@pid": "60/1709", "text": "Kuang-Chien Chen"}]}, "title": "An Improved Graph-Based FPGA Techology Mapping Algorithm For Delay Optimization.", "venue": "ICCD", "pages": "154-158", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/CongDKTC92", "doi": "10.1109/ICCD.1992.276239", "ee": "https://doi.org/10.1109/ICCD.1992.276239", "url": "https://dblp.org/rec/conf/iccd/CongDKTC92"}, "url": "URL#6502945"}, {"@score": "1", "@id": "6502946", "info": {"authors": {"author": [{"@pid": "d/WJDally", "text": "William J. Dally"}, {"@pid": "c/AAChien", "text": "Andrew A. Chien"}, {"@pid": "55/1975", "text": "Stuart Fiske"}, {"@pid": "93/5111", "text": "Gregory A. Fyler"}, {"@pid": "50/99", "text": "Waldemar Horwat"}, {"@pid": "42/4988", "text": "John S. Keen"}, {"@pid": "00/4078", "text": "Richard A. Lethin"}, {"@pid": "95/5141", "text": "Michael D. Noakes"}, {"@pid": "57/1234", "text": "Peter R. Nuth"}, {"@pid": "44/3301", "text": "D. Scott Wills"}]}, "title": "The Message Driven Processor: An Integrated Multicomputer Processing Element.", "venue": "ICCD", "pages": "416-419", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DallyCFFHKLNNW92", "doi": "10.1109/ICCD.1992.276304", "ee": "https://doi.org/10.1109/ICCD.1992.276304", "url": "https://dblp.org/rec/conf/iccd/DallyCFFHKLNNW92"}, "url": "URL#6502946"}, {"@score": "1", "@id": "6502947", "info": {"authors": {"author": {"@pid": "75/5186", "text": "Sanjay Desai"}}, "title": "The Architecture of the LR33020 GraphX Processor: A MIPS-RISC Based X-Terminal Controller.", "venue": "ICCD", "pages": "205-208", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Desai92", "doi": "10.1109/ICCD.1992.276249", "ee": "https://doi.org/10.1109/ICCD.1992.276249", "url": "https://dblp.org/rec/conf/iccd/Desai92"}, "url": "URL#6502947"}, {"@score": "1", "@id": "6502948", "info": {"authors": {"author": [{"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "63/5095", "text": "Horng-Fei Jyu"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Statistical Timing Analysis of Combinational Circuits.", "venue": "ICCD", "pages": "38-43", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DevadasJKM92", "doi": "10.1109/ICCD.1992.276210", "ee": "https://doi.org/10.1109/ICCD.1992.276210", "url": "https://dblp.org/rec/conf/iccd/DevadasJKM92"}, "url": "URL#6502948"}, {"@score": "1", "@id": "6502949", "info": {"authors": {"author": [{"@pid": "d/DavidLDill", "text": "David L. Dill"}, {"@pid": "81/3779", "text": "Andreas J. Drexler"}, {"@pid": "01/2712", "text": "Alan J. Hu"}, {"@pid": "69/5635", "text": "C. Han Yang"}]}, "title": "Protocol Verification as a Hardware Design Aid.", "venue": "ICCD", "pages": "522-525", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/DillDHY92", "doi": "10.1109/ICCD.1992.276232", "ee": "https://doi.org/10.1109/ICCD.1992.276232", "url": "https://dblp.org/rec/conf/iccd/DillDHY92"}, "url": "URL#6502949"}, {"@score": "1", "@id": "6502950", "info": {"authors": {"author": {"@pid": "11/3978", "text": "Jalil Fadavi-Ardekani"}}, "title": "MxN Booth Encoded Multiplier Generator Using Optimized Wallace Trees.", "venue": "ICCD", "pages": "114-117", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Fadavi-Ardekani92", "doi": "10.1109/ICCD.1992.276195", "ee": "https://doi.org/10.1109/ICCD.1992.276195", "url": "https://dblp.org/rec/conf/iccd/Fadavi-Ardekani92"}, "url": "URL#6502950"}, {"@score": "1", "@id": "6502951", "info": {"authors": {"author": [{"@pid": "72/1736", "text": "Barry S. Fagin"}, {"@pid": "40/3202", "text": "J. Gill Watt"}]}, "title": "FPGA and Rapid Prototyping Technology Use in a Special Purpose Computer for Molecular Genetics.", "venue": "ICCD", "pages": "496-501", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FaginW92", "doi": "10.1109/ICCD.1992.276325", "ee": "https://doi.org/10.1109/ICCD.1992.276325", "url": "https://dblp.org/rec/conf/iccd/FaginW92"}, "url": "URL#6502951"}, {"@score": "1", "@id": "6502952", "info": {"authors": {"author": [{"@pid": "17/2720", "text": "Ohad Falik"}, {"@pid": "61/655", "text": "Gideon D. Intrater"}]}, "title": "NSC&apos;s Digital Answering Machine Solution.", "venue": "ICCD", "pages": "132-137", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/FalikI92", "doi": "10.1109/ICCD.1992.276235", "ee": "https://doi.org/10.1109/ICCD.1992.276235", "url": "https://dblp.org/rec/conf/iccd/FalikI92"}, "url": "URL#6502952"}, {"@score": "1", "@id": "6502953", "info": {"authors": {"author": {"@pid": "56/1768", "text": "Masahiro Fujita"}}, "title": "RTL Design Verification by Making Use of Datapath Information.", "venue": "ICCD", "pages": "592-597", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Fujita92", "doi": "10.1109/ICCD.1992.276219", "ee": "https://doi.org/10.1109/ICCD.1992.276219", "url": "https://dblp.org/rec/conf/iccd/Fujita92"}, "url": "URL#6502953"}, {"@score": "1", "@id": "6502954", "info": {"authors": {"author": {"@pid": "g/AbbasElGamal", "text": "Abbas El Gamal"}}, "title": "Field-Programmable Integrted Circuits - Overview and Future Trends.", "venue": "ICCD", "pages": "2", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Gamal92", "doi": "10.1109/ICCD.1992.276191", "ee": "https://doi.org/10.1109/ICCD.1992.276191", "url": "https://dblp.org/rec/conf/iccd/Gamal92"}, "url": "URL#6502954"}, {"@score": "1", "@id": "6502955", "info": {"authors": {"author": {"@pid": "42/3171", "text": "Aart J. de Geus"}}, "title": "High Level Design: A Design Vision for the 90&apos;s.", "venue": "ICCD", "pages": "8", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Geus92", "doi": "10.1109/ICCD.1992.276190", "ee": "https://doi.org/10.1109/ICCD.1992.276190", "url": "https://dblp.org/rec/conf/iccd/Geus92"}, "url": "URL#6502955"}, {"@score": "1", "@id": "6502956", "info": {"authors": {"author": {"@pid": "36/2846", "text": "Lukas P. P. P. van Ginneken"}}, "title": "Fanin Ordering in Multi-Slot Timing Analysis.", "venue": "ICCD", "pages": "44-47", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Ginneken92", "doi": "10.1109/ICCD.1992.276209", "ee": "https://doi.org/10.1109/ICCD.1992.276209", "url": "https://dblp.org/rec/conf/iccd/Ginneken92"}, "url": "URL#6502956"}, {"@score": "1", "@id": "6502957", "info": {"authors": {"author": {"@pid": "51/5634", "text": "Colin Gordon"}}, "title": "Time Domain Simulation of Multiconductor Transmission Lines with Frequency-Dependent Losses.", "venue": "ICCD", "pages": "222-228", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Gordon92", "doi": "10.1109/ICCD.1992.276254", "ee": "https://doi.org/10.1109/ICCD.1992.276254", "url": "https://dblp.org/rec/conf/iccd/Gordon92"}, "url": "URL#6502957"}, {"@score": "1", "@id": "6502958", "info": {"authors": {"author": {"@pid": "g/AndrewDGordon", "text": "Andrew D. Gordon 0001"}}, "title": "The Formal Definition of a Synchronous Hardware-Description Language in Higher Order Logic.", "venue": "ICCD", "pages": "531-534", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Gordon92a", "doi": "10.1109/ICCD.1992.276230", "ee": "https://doi.org/10.1109/ICCD.1992.276230", "url": "https://dblp.org/rec/conf/iccd/Gordon92a"}, "url": "URL#6502958"}, {"@score": "1", "@id": "6502959", "info": {"authors": {"author": [{"@pid": "76/4813", "text": "Paul T. Gutwin"}, {"@pid": "31/1322", "text": "Patrick C. McGeer"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Delay Prediction for Technology-Independent Logic Equations.", "venue": "ICCD", "pages": "468-471", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/GutwinMB92", "doi": "10.1109/ICCD.1992.276317", "ee": "https://doi.org/10.1109/ICCD.1992.276317", "url": "https://dblp.org/rec/conf/iccd/GutwinMB92"}, "url": "URL#6502959"}, {"@score": "1", "@id": "6502960", "info": {"authors": {"author": [{"@pid": "66/1335", "text": "Baher Haroun"}, {"@pid": "86/6403", "text": "Elie Torbey"}]}, "title": "Synthesis of Multiple Bus/Functional Unit Architectures Implementing Neural Networks.", "venue": "ICCD", "pages": "174-178", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HarounT92", "doi": "10.1109/ICCD.1992.276243", "ee": "https://doi.org/10.1109/ICCD.1992.276243", "url": "https://dblp.org/rec/conf/iccd/HarounT92"}, "url": "URL#6502960"}, {"@score": "1", "@id": "6502961", "info": {"authors": {"author": [{"@pid": "40/4252", "text": "Mark A. Heap"}, {"@pid": "02/4294", "text": "William A. Rogers"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}]}, "title": "A Synthesis Algorithm for Two-Level XOR Based Circuits.", "venue": "ICCD", "pages": "459-463", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HeapRM92", "doi": "10.1109/ICCD.1992.276314", "ee": "https://doi.org/10.1109/ICCD.1992.276314", "url": "https://dblp.org/rec/conf/iccd/HeapRM92"}, "url": "URL#6502961"}, {"@score": "1", "@id": "6502962", "info": {"authors": {"author": [{"@pid": "92/4595", "text": "Hansruedi Heeb"}, {"@pid": "97/2323", "text": "Albert E. Ruehli"}, {"@pid": "76/5296", "text": "J. Eric Bracken"}, {"@pid": "56/5001", "text": "Ronald A. Rohrer"}]}, "title": "Three Dimensional Circuit Oriented Electromagnetic Modeling for VLSI Interconnects.", "venue": "ICCD", "pages": "218-221", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/HeebRBR92", "doi": "10.1109/ICCD.1992.276253", "ee": "https://doi.org/10.1109/ICCD.1992.276253", "url": "https://dblp.org/rec/conf/iccd/HeebRBR92"}, "url": "URL#6502962"}, {"@score": "1", "@id": "6502963", "info": {"authors": {"author": [{"@pid": "46/2541", "text": "Prabhat Jain"}, {"@pid": "g/GGopalakrishnan", "text": "Ganesh Gopalakrishnan"}]}, "title": "Some Techniques for Efficient Symbolic Simulation-Based Verification.", "venue": "ICCD", "pages": "598-602", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JainG92", "doi": "10.1109/ICCD.1992.276218", "ee": "https://doi.org/10.1109/ICCD.1992.276218", "url": "https://dblp.org/rec/conf/iccd/JainG92"}, "url": "URL#6502963"}, {"@score": "1", "@id": "6502964", "info": {"authors": {"author": [{"@pid": "j/VijayKJain", "text": "Vijay K. Jain"}, {"@pid": "45/5960", "text": "Gibert E. Perez"}, {"@pid": "35/4911", "text": "Earl E. Swartzlander Jr."}]}, "title": "Arithmetic Error Analysis of a new Reciprocal Cell.", "venue": "ICCD", "pages": "106-109", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JainPS92", "doi": "10.1109/ICCD.1992.276197", "ee": "https://doi.org/10.1109/ICCD.1992.276197", "url": "https://dblp.org/rec/conf/iccd/JainPS92"}, "url": "URL#6502964"}, {"@score": "1", "@id": "6502965", "info": {"authors": {"author": [{"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}, {"@pid": "08/6019", "text": "Sying-Jyan Wang"}, {"@pid": "39/50", "text": "Phillip C. Gripka"}]}, "title": "Multiple Input Bridging Fault Detection in CMOS Sequential Circuits.", "venue": "ICCD", "pages": "369-372", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JhaWG92", "doi": "10.1109/ICCD.1992.276291", "ee": "https://doi.org/10.1109/ICCD.1992.276291", "url": "https://dblp.org/rec/conf/iccd/JhaWG92"}, "url": "URL#6502965"}, {"@score": "1", "@id": "6502966", "info": {"authors": {"author": [{"@pid": "68/1193", "text": "Zhi-Jian Jiang"}, {"@pid": "85/3696", "text": "R. Venkatesen"}]}, "title": "Theory and Design of Two-Rail Totally Self-Checking Basic Building Blocks.", "venue": "ICCD", "pages": "486-489", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/JiangV92", "doi": "10.1109/ICCD.1992.276322", "ee": "https://doi.org/10.1109/ICCD.1992.276322", "url": "https://dblp.org/rec/conf/iccd/JiangV92"}, "url": "URL#6502966"}, {"@score": "1", "@id": "6502967", "info": {"authors": {"author": [{"@pid": "k/DimitriosKagaris", "text": "Dimitrios Kagaris"}, {"@pid": "m/FilliaMakedon", "text": "Fillia Makedon"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}]}, "title": "On Minimizing Hardware Overhead for Pseudoexhaustive Circuit Testability.", "venue": "ICCD", "pages": "358-364", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KagarisMT92", "doi": "10.1109/ICCD.1992.276289", "ee": "https://doi.org/10.1109/ICCD.1992.276289", "url": "https://dblp.org/rec/conf/iccd/KagarisMT92"}, "url": "URL#6502967"}, {"@score": "1", "@id": "6502968", "info": {"authors": {"author": [{"@pid": "17/5510", "text": "Timothy Kam"}, {"@pid": "58/3701", "text": "P. A. Subrahmanyam"}]}, "title": "Comparing Layouts with HDL Models: A Formal Verification Technique.", "venue": "ICCD", "pages": "588-591", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KamS92", "doi": "10.1109/ICCD.1992.276220", "ee": "https://doi.org/10.1109/ICCD.1992.276220", "url": "https://dblp.org/rec/conf/iccd/KamS92"}, "url": "URL#6502968"}, {"@score": "1", "@id": "6502969", "info": {"authors": {"author": [{"@pid": "95/3570", "text": "Sungho Kang"}, {"@pid": "97/1322", "text": "Stephen A. Szygenda"}]}, "title": "Modeling and Simulation of Design Errors.", "venue": "ICCD", "pages": "443-446", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KangS92", "doi": "10.1109/ICCD.1992.276310", "ee": "https://doi.org/10.1109/ICCD.1992.276310", "url": "https://dblp.org/rec/conf/iccd/KangS92"}, "url": "URL#6502969"}, {"@score": "1", "@id": "6502970", "info": {"authors": {"author": [{"@pid": "48/4171", "text": "Sankaran Karthik"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "Distributed VLSI Simulation on a Network of Workstations.", "venue": "ICCD", "pages": "508-511", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KarthikA92", "doi": "10.1109/ICCD.1992.276328", "ee": "https://doi.org/10.1109/ICCD.1992.276328", "url": "https://dblp.org/rec/conf/iccd/KarthikA92"}, "url": "URL#6502970"}, {"@score": "1", "@id": "6502971", "info": {"authors": {"author": [{"@pid": "85/1193", "text": "O. Kebichi"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}]}, "title": "A Tool for Automatic Generation of BISTed and Transparent BISTed Rams.", "venue": "ICCD", "pages": "570-575", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KebichiN92", "doi": "10.1109/ICCD.1992.276223", "ee": "https://doi.org/10.1109/ICCD.1992.276223", "url": "https://dblp.org/rec/conf/iccd/KebichiN92"}, "url": "URL#6502971"}, {"@score": "1", "@id": "6502972", "info": {"authors": {"author": {"@pid": "14/1278", "text": "Shlomo Kipnis"}}, "title": "Analysis of Asynchronous Binary Arbitration on Digital-Transmission-Line Busses.", "venue": "ICCD", "pages": "401-406", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Kipnis92", "doi": "10.1109/ICCD.1992.276301", "ee": "https://doi.org/10.1109/ICCD.1992.276301", "url": "https://dblp.org/rec/conf/iccd/Kipnis92"}, "url": "URL#6502972"}, {"@score": "1", "@id": "6502973", "info": {"authors": {"author": {"@pid": "21/5826", "text": "Smaragda Konstantinidou"}}, "title": "The Selective Extra-Stage Butterfly.", "venue": "ICCD", "pages": "502-506", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Konstantinidou92", "doi": "10.1109/ICCD.1992.276326", "ee": "https://doi.org/10.1109/ICCD.1992.276326", "url": "https://dblp.org/rec/conf/iccd/Konstantinidou92"}, "url": "URL#6502973"}, {"@score": "1", "@id": "6502974", "info": {"authors": {"author": [{"@pid": "k/AndreasKuehlmann", "text": "Andreas Kuehlmann"}, {"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}]}, "title": "High-Level State Machine Specification and Synthesis.", "venue": "ICCD", "pages": "536-539", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/KuehlmannB92", "doi": "10.1109/ICCD.1992.276229", "ee": "https://doi.org/10.1109/ICCD.1992.276229", "url": "https://dblp.org/rec/conf/iccd/KuehlmannB92"}, "url": "URL#6502974"}, {"@score": "1", "@id": "6502975", "info": {"authors": {"author": [{"@pid": "91/2850", "text": "Yung-Te Lai"}, {"@pid": "44/224", "text": "Sarma Sastry"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Boolean Matching Using Binary Decision Diagrams with Applications to Logic Synthesis and Verification.", "venue": "ICCD", "pages": "452-458", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LaiSP92", "doi": "10.1109/ICCD.1992.276313", "ee": "https://doi.org/10.1109/ICCD.1992.276313", "url": "https://dblp.org/rec/conf/iccd/LaiSP92"}, "url": "URL#6502975"}, {"@score": "1", "@id": "6502976", "info": {"authors": {"author": {"@pid": "l/GopalLakhani", "text": "Gopal Lakhani"}}, "title": "VLSI Design of Modulo Adders/Subtractors.", "venue": "ICCD", "pages": "68-71", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Lakhani92", "doi": "10.1109/ICCD.1992.276205", "ee": "https://doi.org/10.1109/ICCD.1992.276205", "url": "https://dblp.org/rec/conf/iccd/Lakhani92"}, "url": "URL#6502976"}, {"@score": "1", "@id": "6502977", "info": {"authors": {"author": [{"@pid": "84/4023", "text": "William K. C. Lam"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "On Relationship Between ITE and BDD.", "venue": "ICCD", "pages": "448-451", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LamB92", "doi": "10.1109/ICCD.1992.276312", "ee": "https://doi.org/10.1109/ICCD.1992.276312", "url": "https://dblp.org/rec/conf/iccd/LamB92"}, "url": "URL#6502977"}, {"@score": "1", "@id": "6502978", "info": {"authors": {"author": [{"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Linear Programming for Optimum Hazard Elimination in Asynchronous Circuits.", "venue": "ICCD", "pages": "275-278", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LavagnoS92", "doi": "10.1109/ICCD.1992.276268", "ee": "https://doi.org/10.1109/ICCD.1992.276268", "url": "https://dblp.org/rec/conf/iccd/LavagnoS92"}, "url": "URL#6502978"}, {"@score": "1", "@id": "6502979", "info": {"authors": {"author": [{"@pid": "05/1763", "text": "Tien-Chien Lee"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}, {"@pid": "23/1178", "text": "John M. Acken"}]}, "title": "Behavioral Synthesis for Easy Testability in Data Path Allocation.", "venue": "ICCD", "pages": "29-32", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LeeWJA92", "doi": "10.1109/ICCD.1992.276212", "ee": "https://doi.org/10.1109/ICCD.1992.276212", "url": "https://dblp.org/rec/conf/iccd/LeeWJA92"}, "url": "URL#6502979"}, {"@score": "1", "@id": "6502980", "info": {"authors": {"author": [{"@pid": "00/4078", "text": "Richard A. Lethin"}, {"@pid": "d/WJDally", "text": "William J. Dally"}]}, "title": "MDP Design Tools and Methods.", "venue": "ICCD", "pages": "424-428", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LethinD92", "doi": "10.1109/ICCD.1992.276306", "ee": "https://doi.org/10.1109/ICCD.1992.276306", "url": "https://dblp.org/rec/conf/iccd/LethinD92"}, "url": "URL#6502980"}, {"@score": "1", "@id": "6502981", "info": {"authors": {"author": [{"@pid": "22/4135", "text": "C.-S. Li"}, {"@pid": "00/4597", "text": "Harold S. Stone"}, {"@pid": "68/991", "text": "C. M. Olsen"}]}, "title": "Fully Differential Optical Interconnects for High-Speed Digital Systems.", "venue": "ICCD", "pages": "190-193", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiSO92", "doi": "10.1109/ICCD.1992.276246", "ee": "https://doi.org/10.1109/ICCD.1992.276246", "url": "https://dblp.org/rec/conf/iccd/LiSO92"}, "url": "URL#6502981"}, {"@score": "1", "@id": "6502982", "info": {"authors": {"author": [{"@pid": "25/6430", "text": "Gernot Armin Liebchen"}, {"@pid": "g/GGopalakrishnan", "text": "Ganesh Gopalakrishnan"}]}, "title": "Dynamic Reordering of Hgh Latency Transactions Using a Modified a Micropipeline.", "venue": "ICCD", "pages": "336-340", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiebchenG92", "doi": "10.1109/ICCD.1992.276284", "ee": "https://doi.org/10.1109/ICCD.1992.276284", "url": "https://dblp.org/rec/conf/iccd/LiebchenG92"}, "url": "URL#6502982"}, {"@score": "1", "@id": "6502983", "info": {"authors": {"author": [{"@pid": "75/1732", "text": "Lishing Liu"}, {"@pid": "36/468", "text": "Jih-Kwon Peir"}]}, "title": "Sampling of Cache Congruence Classes.", "venue": "ICCD", "pages": "552-557", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LiuP92", "doi": "10.1109/ICCD.1992.276226", "ee": "https://doi.org/10.1109/ICCD.1992.276226", "url": "https://dblp.org/rec/conf/iccd/LiuP92"}, "url": "URL#6502983"}, {"@score": "1", "@id": "6502984", "info": {"authors": {"author": {"@pid": "48/6934", "text": "Jien-Chung Lo"}}, "title": "Reliable Floating-Point Arithmetic Algorithms for Berger Encoded Operands.", "venue": "ICCD", "pages": "110-113", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Lo92", "doi": "10.1109/ICCD.1992.276196", "ee": "https://doi.org/10.1109/ICCD.1992.276196", "url": "https://dblp.org/rec/conf/iccd/Lo92"}, "url": "URL#6502984"}, {"@score": "1", "@id": "6502985", "info": {"authors": {"author": [{"@pid": "95/6207", "text": "Ding Lu"}, {"@pid": "52/281", "text": "Carol Q. Tong"}]}, "title": "Multiple Fault Detection in CMOS Logic Circuits.", "venue": "ICCD", "pages": "373-376", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/LuT92", "doi": "10.1109/ICCD.1992.276292", "ee": "https://doi.org/10.1109/ICCD.1992.276292", "url": "https://dblp.org/rec/conf/iccd/LuT92"}, "url": "URL#6502985"}, {"@score": "1", "@id": "6502986", "info": {"authors": {"author": [{"@pid": "08/942", "text": "Philip E. Madrid"}, {"@pid": "77/6261", "text": "Brian Millar"}, {"@pid": "35/4911", "text": "Earl E. Swartzlander Jr."}]}, "title": "Modified Booth Algorithm for High Radix Multiplication.", "venue": "ICCD", "pages": "118-121", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MadridMS92", "doi": "10.1109/ICCD.1992.276194", "ee": "https://doi.org/10.1109/ICCD.1992.276194", "url": "https://dblp.org/rec/conf/iccd/MadridMS92"}, "url": "URL#6502986"}, {"@score": "1", "@id": "6502987", "info": {"authors": {"author": [{"@pid": "14/1750", "text": "G. Mahlich"}, {"@pid": "36/6361", "text": "G.-H. Huaman-Bollo"}, {"@pid": "85/5022", "text": "J. Prei\u00dfner"}, {"@pid": "30/3102", "text": "Johannes Schuck"}, {"@pid": "26/2705", "text": "Hans Sahm"}, {"@pid": "38/3887", "text": "P. Weingart"}, {"@pid": "92/4887", "text": "D. Weinsziehr"}, {"@pid": "34/1066", "text": "J. Yeandel"}]}, "title": "One-Chip System Integration for GSM with the DSP KISS-16V2.", "venue": "ICCD", "pages": "179-182", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MahlichHPSSWWY92", "doi": "10.1109/ICCD.1992.276244", "ee": "https://doi.org/10.1109/ICCD.1992.276244", "url": "https://dblp.org/rec/conf/iccd/MahlichHPSSWWY92"}, "url": "URL#6502987"}, {"@score": "1", "@id": "6502988", "info": {"authors": {"author": [{"@pid": "m/DavidMay", "text": "David May 0001"}, {"@pid": "90/5142", "text": "Roger Shepherd"}, {"@pid": "19/1187-1", "text": "Peter Thompson 0001"}]}, "title": "The T9000 Transputer.", "venue": "ICCD", "pages": "209-212", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MayST92", "doi": "10.1109/ICCD.1992.276250", "ee": "https://doi.org/10.1109/ICCD.1992.276250", "url": "https://dblp.org/rec/conf/iccd/MayST92"}, "url": "URL#6502988"}, {"@score": "1", "@id": "6502989", "info": {"authors": {"author": [{"@pid": "m/KennethLMcMillan", "text": "Kenneth L. McMillan"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Algorithms for Interface Timing Verification.", "venue": "ICCD", "pages": "48-51", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/McMillanD92", "doi": "10.1109/ICCD.1992.276208", "ee": "https://doi.org/10.1109/ICCD.1992.276208", "url": "https://dblp.org/rec/conf/iccd/McMillanD92"}, "url": "URL#6502989"}, {"@score": "1", "@id": "6502990", "info": {"authors": {"author": [{"@pid": "43/5711", "text": "Bob Melville"}, {"@pid": "77/1553", "text": "Peter Feldmann"}, {"@pid": "92/188", "text": "Shahriar Moinian"}]}, "title": "AC++ Based Environment for Analog Circuit Simulation.", "venue": "ICCD", "pages": "516-519", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MelvilleFM92", "doi": "10.1109/ICCD.1992.276233", "ee": "https://doi.org/10.1109/ICCD.1992.276233", "url": "https://dblp.org/rec/conf/iccd/MelvilleFM92"}, "url": "URL#6502990"}, {"@score": "1", "@id": "6502991", "info": {"authors": {"author": {"@pid": "82/2474", "text": "Derrick Meyer"}}, "title": "Alpha Architecture: Hardware Implementation and Software Programming Implications.", "venue": "ICCD", "pages": "4-5", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Meyer92", "doi": "10.1109/ICCD.1992.276216", "ee": "https://doi.org/10.1109/ICCD.1992.276216", "url": "https://dblp.org/rec/conf/iccd/Meyer92"}, "url": "URL#6502991"}, {"@score": "1", "@id": "6502992", "info": {"authors": {"author": {"@pid": "29/1776", "text": "Raj Mittra"}}, "title": "Electromagnetic Modeling and Simulation of Electronic Packages.", "venue": "ICCD", "pages": "214-217", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Mittra92", "doi": "10.1109/ICCD.1992.276252", "ee": "https://doi.org/10.1109/ICCD.1992.276252", "url": "https://dblp.org/rec/conf/iccd/Mittra92"}, "url": "URL#6502992"}, {"@score": "1", "@id": "6502993", "info": {"authors": {"author": [{"@pid": "34/505", "text": "Charles R. Moore"}, {"@pid": "83/5668", "text": "D. M. Balser"}, {"@pid": "22/5273", "text": "John S. Muhich"}, {"@pid": "69/791", "text": "R. E. East"}]}, "title": "IBM Single Chip RISC Processor (RSC).", "venue": "ICCD", "pages": "200-204", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MooreBME92", "doi": "10.1109/ICCD.1992.276248", "ee": "https://doi.org/10.1109/ICCD.1992.276248", "url": "https://dblp.org/rec/conf/iccd/MooreBME92"}, "url": "URL#6502993"}, {"@score": "1", "@id": "6502994", "info": {"authors": {"author": [{"@pid": "m/AmarMukherjee", "text": "Amar Mukherjee"}, {"@pid": "27/3498", "text": "Jeffrey W. Flieder"}, {"@pid": "r/NRanganathan", "text": "N. Ranganathan"}]}, "title": "MARVLE: A VLSI Chip for Variable Length Encoding and Decoding.", "venue": "ICCD", "pages": "170-173", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MukherjeeFR92", "doi": "10.1109/ICCD.1992.276242", "ee": "https://doi.org/10.1109/ICCD.1992.276242", "url": "https://dblp.org/rec/conf/iccd/MukherjeeFR92"}, "url": "URL#6502994"}, {"@score": "1", "@id": "6502995", "info": {"authors": {"author": [{"@pid": "89/3161", "text": "Chris J. Myers"}, {"@pid": "m/TeresaHYMeng", "text": "Teresa H.-Y. Meng"}]}, "title": "Synthesis of Timed Asynchronous Circuits.", "venue": "ICCD", "pages": "279-284", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/MyersM92", "doi": "10.1109/ICCD.1992.276269", "ee": "https://doi.org/10.1109/ICCD.1992.276269", "url": "https://dblp.org/rec/conf/iccd/MyersM92"}, "url": "URL#6502995"}, {"@score": "1", "@id": "6502996", "info": {"authors": {"author": [{"@pid": "09/304", "text": "Steve Nowakowski"}, {"@pid": "20/3540", "text": "Matthew T. O&apos;Keefe"}]}, "title": "A CRegs Implementation Study Based on the MIPS-X RISC Processor.", "venue": "ICCD", "pages": "558-563", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NowakowskiO92", "doi": "10.1109/ICCD.1992.276225", "ee": "https://doi.org/10.1109/ICCD.1992.276225", "url": "https://dblp.org/rec/conf/iccd/NowakowskiO92"}, "url": "URL#6502996"}, {"@score": "1", "@id": "6502997", "info": {"authors": {"author": [{"@pid": "84/595", "text": "Steven M. Nowick"}, {"@pid": "02/2774", "text": "Kenneth Y. Yun"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Practical Asynchronous Controller Design.", "venue": "ICCD", "pages": "341-345", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NowickYD92", "doi": "10.1109/ICCD.1992.276285", "ee": "https://doi.org/10.1109/ICCD.1992.276285", "url": "https://dblp.org/rec/conf/iccd/NowickYD92"}, "url": "URL#6502997"}, {"@score": "1", "@id": "6502998", "info": {"authors": {"author": [{"@pid": "57/1234", "text": "Peter R. Nuth"}, {"@pid": "d/WJDally", "text": "William J. Dally"}]}, "title": "The J-Machine Network.", "venue": "ICCD", "pages": "420-423", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/NuthD92", "doi": "10.1109/ICCD.1992.276305", "ee": "https://doi.org/10.1109/ICCD.1992.276305", "url": "https://dblp.org/rec/conf/iccd/NuthD92"}, "url": "URL#6502998"}, {"@score": "1", "@id": "6502999", "info": {"authors": {"author": [{"@pid": "93/318", "text": "Miyako Odawara"}, {"@pid": "08/4820", "text": "Kazunori Kuriyama"}, {"@pid": "68/4414", "text": "Tadaaki Bandoh"}]}, "title": "Archimedes: An Approach to Architecutre-Independent Modeling for High-Level Simulation.", "venue": "ICCD", "pages": "249-254", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OdawaraKB92", "doi": "10.1109/ICCD.1992.276261", "ee": "https://doi.org/10.1109/ICCD.1992.276261", "url": "https://dblp.org/rec/conf/iccd/OdawaraKB92"}, "url": "URL#6502999"}, {"@score": "1", "@id": "6503000", "info": {"authors": {"author": [{"@pid": "17/2137", "text": "Soo-Young Oh"}, {"@pid": "52/1996", "text": "Keh-Jeng Chang"}, {"@pid": "38/3350", "text": "Norman Chang"}, {"@pid": "25/1427", "text": "Ken Lee"}]}, "title": "Interconnect Modeling and Design in High-Speed VLSI/ULSI Systems.", "venue": "ICCD", "pages": "184-189", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OhCCL92", "doi": "10.1109/ICCD.1992.276245", "ee": "https://doi.org/10.1109/ICCD.1992.276245", "url": "https://dblp.org/rec/conf/iccd/OhCCL92"}, "url": "URL#6503000"}, {"@score": "1", "@id": "6503001", "info": {"authors": {"author": [{"@pid": "59/6457", "text": "T. Okabayashi"}, {"@pid": "94/5105", "text": "K. Kubo"}, {"@pid": "92/4468", "text": "Z. Hirose"}, {"@pid": "39/6995", "text": "K. Suzuki"}]}, "title": "System Level Verification of Large Scale Computer.", "venue": "ICCD", "pages": "149-152", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OkabayashiKHS92", "doi": "10.1109/ICCD.1992.276238", "ee": "https://doi.org/10.1109/ICCD.1992.276238", "url": "https://dblp.org/rec/conf/iccd/OkabayashiKHS92"}, "url": "URL#6503001"}, {"@score": "1", "@id": "6503002", "info": {"authors": {"author": [{"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "High-Level Synthesis of Self-Recovering MicroArchitectures.", "venue": "ICCD", "pages": "286-289", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/OrailogluK92", "doi": "10.1109/ICCD.1992.276271", "ee": "https://doi.org/10.1109/ICCD.1992.276271", "url": "https://dblp.org/rec/conf/iccd/OrailogluK92"}, "url": "URL#6503002"}, {"@score": "1", "@id": "6503003", "info": {"authors": {"author": [{"@pid": "29/4055", "text": "James Pardey"}, {"@pid": "98/2512", "text": "Tomasz Kozlowski"}, {"@pid": "65/5099", "text": "Jonathan Saul"}, {"@pid": "32/1386", "text": "Martin Bolton"}]}, "title": "State Assignment Algorithms for Parallel Controller Synthesis.", "venue": "ICCD", "pages": "316-319", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PardeyKSB92", "doi": "10.1109/ICCD.1992.276279", "ee": "https://doi.org/10.1109/ICCD.1992.276279", "url": "https://dblp.org/rec/conf/iccd/PardeyKSB92"}, "url": "URL#6503003"}, {"@score": "1", "@id": "6503004", "info": {"authors": {"author": [{"@pid": "p/NCPaver", "text": "N. C. Paver"}, {"@pid": "85/2329", "text": "Paul Day"}, {"@pid": "f/StephenBFurber", "text": "Stephen B. Furber"}, {"@pid": "60/4660", "text": "Jim D. Garside"}, {"@pid": "22/1245", "text": "John V. Woods"}]}, "title": "Register Locking in an Asynchronous Microprocessor.", "venue": "ICCD", "pages": "351-355", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PaverDFGW92", "doi": "10.1109/ICCD.1992.276287", "ee": "https://doi.org/10.1109/ICCD.1992.276287", "url": "https://dblp.org/rec/conf/iccd/PaverDFGW92"}, "url": "URL#6503004"}, {"@score": "1", "@id": "6503005", "info": {"authors": {"author": [{"@pid": "22/3016", "text": "Victor Peng"}, {"@pid": "38/3727", "text": "Dale R. Donchin"}, {"@pid": "25/1018", "text": "Yao-Tsung Yen"}]}, "title": "Design Methodology and CAD Tools for the NVAX Microprocessor.", "venue": "ICCD", "pages": "310-313", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PengDY92", "doi": "10.1109/ICCD.1992.276277", "ee": "https://doi.org/10.1109/ICCD.1992.276277", "url": "https://dblp.org/rec/conf/iccd/PengDY92"}, "url": "URL#6503005"}, {"@score": "1", "@id": "6503006", "info": {"authors": {"author": [{"@pid": "01/5162", "text": "Marek A. Perkowski"}, {"@pid": "94/4953", "text": "Laszlo Csanky"}, {"@pid": "90/2720", "text": "Andisheh Sarabi"}, {"@pid": "18/1455", "text": "Ingo Sch\u00e4fer"}]}, "title": "Fast Minimization of Mixed-Polarity AND/XOR Canonical Networks.", "venue": "ICCD", "pages": "33-36", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PerkowskiCSS92", "doi": "10.1109/ICCD.1992.276211", "ee": "https://doi.org/10.1109/ICCD.1992.276211", "url": "https://dblp.org/rec/conf/iccd/PerkowskiCSS92"}, "url": "URL#6503006"}, {"@score": "1", "@id": "6503007", "info": {"authors": {"author": [{"@pid": "07/5048", "text": "Margaret A. St. Pierre"}, {"@pid": "11/4434", "text": "Shaw-Wen Yang"}, {"@pid": "48/3934", "text": "Dan Cassiday"}]}, "title": "Functional VLSI Design Verification Methodology for the CM-5 Massively Parallel Supercomputer.", "venue": "ICCD", "pages": "430-435", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/PierreYC92", "doi": "10.1109/ICCD.1992.276308", "ee": "https://doi.org/10.1109/ICCD.1992.276308", "url": "https://dblp.org/rec/conf/iccd/PierreYC92"}, "url": "URL#6503007"}, {"@score": "1", "@id": "6503008", "info": {"authors": {"author": [{"@pid": "q/GeorgesQuenot", "text": "Georges Qu\u00e9not"}, {"@pid": "256/5042", "text": "Bertrand Y. Zavidovique"}]}, "title": "The ETCA Data-Flow Functional Computer for Real-Time Image Processing.", "venue": "ICCD", "pages": "492-495", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/QuenotZ92", "doi": "10.1109/ICCD.1992.276324", "ee": "https://doi.org/10.1109/ICCD.1992.276324", "url": "https://dblp.org/rec/conf/iccd/QuenotZ92"}, "url": "URL#6503008"}, {"@score": "1", "@id": "6503009", "info": {"authors": {"author": {"@pid": "87/1816", "text": "Prasad Raje"}}, "title": "Design and Scaling of BiCMOS Circuits.", "venue": "ICCD", "pages": "234-238", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Raje92", "doi": "10.1109/ICCD.1992.276257", "ee": "https://doi.org/10.1109/ICCD.1992.276257", "url": "https://dblp.org/rec/conf/iccd/Raje92"}, "url": "URL#6503009"}, {"@score": "1", "@id": "6503010", "info": {"authors": {"author": [{"@pid": "00/6635", "text": "Balkrishna Ramkumar"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "ProperCAd: A Portable Object-Oriented Parallel Environment for VLSI CAD.", "venue": "ICCD", "pages": "544-548", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RamkumarB92", "doi": "10.1109/ICCD.1992.276227", "ee": "https://doi.org/10.1109/ICCD.1992.276227", "url": "https://dblp.org/rec/conf/iccd/RamkumarB92"}, "url": "URL#6503010"}, {"@score": "1", "@id": "6503011", "info": {"authors": {"author": [{"@pid": "16/2227", "text": "June-Kyung Rho"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "The Role of Prime Compatibles in the Minimization of Finite State Machines.", "venue": "ICCD", "pages": "324-327", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RhoS92", "doi": "10.1109/ICCD.1992.276281", "ee": "https://doi.org/10.1109/ICCD.1992.276281", "url": "https://dblp.org/rec/conf/iccd/RhoS92"}, "url": "URL#6503011"}, {"@score": "1", "@id": "6503012", "info": {"authors": {"author": [{"@pid": "24/3630", "text": "Minjoong Rim"}, {"@pid": "95/123", "text": "Rajiv Jain"}]}, "title": "Estimating Lower-Bound Performance of Schedules Using a Relaxation Technique.", "venue": "ICCD", "pages": "290-294", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RimJ92", "doi": "10.1109/ICCD.1992.276272", "ee": "https://doi.org/10.1109/ICCD.1992.276272", "url": "https://dblp.org/rec/conf/iccd/RimJ92"}, "url": "URL#6503012"}, {"@score": "1", "@id": "6503013", "info": {"authors": {"author": {"@pid": "22/1833", "text": "Gordon D. Robinson"}}, "title": "Design and Test - The Next Problems.", "venue": "ICCD", "pages": "10", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Robinson92", "doi": "10.1109/ICCD.1992.276189", "ee": "https://doi.org/10.1109/ICCD.1992.276189", "url": "https://dblp.org/rec/conf/iccd/Robinson92"}, "url": "URL#6503013"}, {"@score": "1", "@id": "6503014", "info": {"authors": {"author": [{"@pid": "14/1568", "text": "Karl van Rompaey"}, {"@pid": "32/880", "text": "Ivo Bolsens"}, {"@pid": "04/2377", "text": "Hugo De Man"}]}, "title": "Just in Time Scheduling.", "venue": "ICCD", "pages": "295-300", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RompaeyBM92", "doi": "10.1109/ICCD.1992.276273", "ee": "https://doi.org/10.1109/ICCD.1992.276273", "url": "https://dblp.org/rec/conf/iccd/RompaeyBM92"}, "url": "URL#6503014"}, {"@score": "1", "@id": "6503015", "info": {"authors": {"author": [{"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "63/546", "text": "Sharat Prasad"}]}, "title": "SYCLOP: Synthesis of CMOS Logic for Low Power Applications.", "venue": "ICCD", "pages": "464-467", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/RoyP92", "doi": "10.1109/ICCD.1992.276316", "ee": "https://doi.org/10.1109/ICCD.1992.276316", "url": "https://dblp.org/rec/conf/iccd/RoyP92"}, "url": "URL#6503015"}, {"@score": "1", "@id": "6503016", "info": {"authors": {"author": {"@pid": "61/3967", "text": "George A. Sai-Halasz"}}, "title": "Directions in Futrue High End Processors.", "venue": "ICCD", "pages": "230-233", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Sai-Halasz92", "doi": "10.1109/ICCD.1992.276256", "ee": "https://doi.org/10.1109/ICCD.1992.276256", "url": "https://dblp.org/rec/conf/iccd/Sai-Halasz92"}, "url": "URL#6503016"}, {"@score": "1", "@id": "6503017", "info": {"authors": {"author": [{"@pid": "s/MartineDFSchlag", "text": "Martine D. F. Schlag"}, {"@pid": "91/5358", "text": "Jackson Kong"}, {"@pid": "36/2354", "text": "Pak K. Chan"}]}, "title": "Routability-Driven Techology Mapping for LookUp-Table-Based FPGAs.", "venue": "ICCD", "pages": "86-90", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SchlagKC92", "doi": "10.1109/ICCD.1992.276201", "ee": "https://doi.org/10.1109/ICCD.1992.276201", "url": "https://dblp.org/rec/conf/iccd/SchlagKC92"}, "url": "URL#6503017"}, {"@score": "1", "@id": "6503018", "info": {"authors": {"author": [{"@pid": "s/EllenSentovich", "text": "Ellen Sentovich"}, {"@pid": "36/6582", "text": "Kanwar Jit Singh"}, {"@pid": "68/4203", "text": "Cho W. Moon"}, {"@pid": "85/5287", "text": "Hamid Savoj"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Sequential Circuit Design Using Synthesis and Optimization.", "venue": "ICCD", "pages": "328-333", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SentovichSMSBS92", "doi": "10.1109/ICCD.1992.276282", "ee": "https://doi.org/10.1109/ICCD.1992.276282", "url": "https://dblp.org/rec/conf/iccd/SentovichSMSBS92"}, "url": "URL#6503018"}, {"@score": "1", "@id": "6503019", "info": {"authors": {"author": [{"@pid": "s/ManiBSrivastava", "text": "Mani B. Srivastava"}, {"@pid": "82/1856", "text": "Trevor I. Blumenau"}, {"@pid": "53/3917", "text": "Robert W. Brodersen"}]}, "title": "Design and Implementation of a Robot Control System Using a Unified Hardware-Software Rapid Prototyping Framework.", "venue": "ICCD", "pages": "124-127", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SrivastavaBB92", "doi": "10.1109/ICCD.1992.276193", "ee": "https://doi.org/10.1109/ICCD.1992.276193", "url": "https://dblp.org/rec/conf/iccd/SrivastavaBB92"}, "url": "URL#6503019"}, {"@score": "1", "@id": "6503020", "info": {"authors": {"author": [{"@pid": "78/3664", "text": "Yachyang Sun"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "An Area Minimizer for Floorplans with L-Shaped Regions.", "venue": "ICCD", "pages": "383-386", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/SunL92", "doi": "10.1109/ICCD.1992.276295", "ee": "https://doi.org/10.1109/ICCD.1992.276295", "url": "https://dblp.org/rec/conf/iccd/SunL92"}, "url": "URL#6503020"}, {"@score": "1", "@id": "6503021", "info": {"authors": {"author": {"@pid": "07/3302", "text": "Atsushi Takahara"}}, "title": "Versioning and Concurrency Control in a Distributed Design Environment.", "venue": "ICCD", "pages": "540-543", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Takahara92", "doi": "10.1109/ICCD.1992.276228", "ee": "https://doi.org/10.1109/ICCD.1992.276228", "url": "https://dblp.org/rec/conf/iccd/Takahara92"}, "url": "URL#6503021"}, {"@score": "1", "@id": "6503022", "info": {"authors": {"author": {"@pid": "44/6476", "text": "Nick Tredennick"}}, "title": "Desktop Wars - The PC Versus the Workstation.", "venue": "ICCD", "pages": "394", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Tredennick92", "doi": "10.1109/ICCD.1992.276298", "ee": "https://doi.org/10.1109/ICCD.1992.276298", "url": "https://dblp.org/rec/conf/iccd/Tredennick92"}, "url": "URL#6503022"}, {"@score": "1", "@id": "6503023", "info": {"authors": {"author": [{"@pid": "98/1488", "text": "Steven Trimberger"}, {"@pid": "72/416", "text": "Mon-Ren Chene"}]}, "title": "Placement-Based Partitioning for Lookup-Table-Based FPGAs.", "venue": "ICCD", "pages": "91-94", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TrimbergerC92", "doi": "10.1109/ICCD.1992.276200", "ee": "https://doi.org/10.1109/ICCD.1992.276200", "url": "https://dblp.org/rec/conf/iccd/TrimbergerC92"}, "url": "URL#6503023"}, {"@score": "1", "@id": "6503024", "info": {"authors": {"author": [{"@pid": "12/1291", "text": "Benjamin Tseng"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Improving FPGA Routing Architectures Using Architecture and CAD Interactions.", "venue": "ICCD", "pages": "99-104", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/TsengRB92", "doi": "10.1109/ICCD.1992.276198", "ee": "https://doi.org/10.1109/ICCD.1992.276198", "url": "https://dblp.org/rec/conf/iccd/TsengRB92"}, "url": "URL#6503024"}, {"@score": "1", "@id": "6503025", "info": {"authors": {"author": [{"@pid": "22/2851", "text": "H. Fatih Ugurdag"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}]}, "title": "ALMP: A Shifting Memory Architecture for Loop Pipelining.", "venue": "ICCD", "pages": "564-568", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/UgurdagP92", "doi": "10.1109/ICCD.1992.276224", "ee": "https://doi.org/10.1109/ICCD.1992.276224", "url": "https://dblp.org/rec/conf/iccd/UgurdagP92"}, "url": "URL#6503025"}, {"@score": "1", "@id": "6503026", "info": {"authors": {"author": [{"@pid": "31/5271", "text": "Bapiraju Vinnakota"}, {"@pid": "69/4537", "text": "Jason Andrews"}]}, "title": "Repair of RAMs With Clustered Faults.", "venue": "ICCD", "pages": "582-585", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/VinnakotaA92", "doi": "10.1109/ICCD.1992.276221", "ee": "https://doi.org/10.1109/ICCD.1992.276221", "url": "https://dblp.org/rec/conf/iccd/VinnakotaA92"}, "url": "URL#6503026"}, {"@score": "1", "@id": "6503027", "info": {"authors": {"author": [{"@pid": "03/6968", "text": "Jalal A. Wehbeh"}, {"@pid": "44/5557", "text": "Daniel G. Saab"}]}, "title": "Hierarchical Simulation of MOS Circuits Using Extracted Functional Models.", "venue": "ICCD", "pages": "512-515", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WehbehS92", "doi": "10.1109/ICCD.1992.276329", "ee": "https://doi.org/10.1109/ICCD.1992.276329", "url": "https://dblp.org/rec/conf/iccd/WehbehS92"}, "url": "URL#6503027"}, {"@score": "1", "@id": "6503028", "info": {"authors": {"author": [{"@pid": "40/6187", "text": "Ursula Westerholz"}, {"@pid": "64/1275", "text": "Heinrich Theodor Vierhaus"}]}, "title": "Library Mapping of CMOS-Switch-Level-Circuits by Extraction of Isomorphic Subgraphs.", "venue": "ICCD", "pages": "472-475", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WesterholzV92", "doi": "10.1109/ICCD.1992.276318", "ee": "https://doi.org/10.1109/ICCD.1992.276318", "url": "https://dblp.org/rec/conf/iccd/WesterholzV92"}, "url": "URL#6503028"}, {"@score": "1", "@id": "6503029", "info": {"authors": {"author": [{"@pid": "76/2274", "text": "Stephanie White"}, {"@pid": "60/4482", "text": "Mack W. Alford"}, {"@pid": "40/5248", "text": "Brian McCay"}, {"@pid": "69/6702", "text": "David Oliver"}, {"@pid": "83/6049", "text": "Colin Tully"}, {"@pid": "75/3675", "text": "Julian Holtzman"}, {"@pid": "82/1563", "text": "C. Stephen Kuehl"}, {"@pid": "97/4436-4", "text": "David Owens 0004"}, {"@pid": "71/6727", "text": "Allan Willey"}]}, "title": "Trends in Computer-Based Systems Engineering.", "venue": "ICCD", "pages": "12-15", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WhiteAMOTHKOW92", "doi": "10.1109/ICCD.1992.276215", "ee": "https://doi.org/10.1109/ICCD.1992.276215", "url": "https://dblp.org/rec/conf/iccd/WhiteAMOTHKOW92"}, "url": "URL#6503029"}, {"@score": "1", "@id": "6503030", "info": {"authors": {"author": [{"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "95/5485", "text": "Ernest Frey"}]}, "title": "Tutorial on Embedded System Design.", "venue": "ICCD", "pages": "18-21", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/WolfF92", "doi": "10.1109/ICCD.1992.276214", "ee": "https://doi.org/10.1109/ICCD.1992.276214", "url": "https://dblp.org/rec/conf/iccd/WolfF92"}, "url": "URL#6503030"}, {"@score": "1", "@id": "6503031", "info": {"authors": {"author": [{"@pid": "00/5099", "text": "Xiaodong Xie"}, {"@pid": "78/1071", "text": "Alexander Albicki"}, {"@pid": "91/3172", "text": "Andrzej Krasniewski"}]}, "title": "Design of Robust-Path-Delay-Fault-Testable Combinational Circuits by Boolean Space Expansion.", "venue": "ICCD", "pages": "482-485", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/XieAK92", "doi": "10.1109/ICCD.1992.276321", "ee": "https://doi.org/10.1109/ICCD.1992.276321", "url": "https://dblp.org/rec/conf/iccd/XieAK92"}, "url": "URL#6503031"}, {"@score": "1", "@id": "6503032", "info": {"authors": {"author": [{"@pid": "77/1020", "text": "Maya K. Yajnik"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}]}, "title": "Finite State Machine Decomposition Using Multiway Partitioning.", "venue": "ICCD", "pages": "320-323", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YajnikC92", "doi": "10.1109/ICCD.1992.276280", "ee": "https://doi.org/10.1109/ICCD.1992.276280", "url": "https://dblp.org/rec/conf/iccd/YajnikC92"}, "url": "URL#6503032"}, {"@score": "1", "@id": "6503033", "info": {"authors": {"author": {"@pid": "83/4837", "text": "Alexandre Yakovlev"}}, "title": "On Limitations and Extensions of STG Model for Designing Asynchronous Control Circuits.", "venue": "ICCD", "pages": "396-400", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Yakovlev92", "doi": "10.1109/ICCD.1992.276300", "ee": "https://doi.org/10.1109/ICCD.1992.276300", "url": "https://dblp.org/rec/conf/iccd/Yakovlev92"}, "url": "URL#6503033"}, {"@score": "1", "@id": "6503034", "info": {"authors": {"author": [{"@pid": "02/2774", "text": "Kenneth Y. Yun"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}, {"@pid": "84/595", "text": "Steven M. Nowick"}]}, "title": "Synthesis of 3D Asynchronous State Machines.", "venue": "ICCD", "pages": "346-350", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/YunDN92", "doi": "10.1109/ICCD.1992.276286", "ee": "https://doi.org/10.1109/ICCD.1992.276286", "url": "https://dblp.org/rec/conf/iccd/YunDN92"}, "url": "URL#6503034"}, {"@score": "1", "@id": "6503035", "info": {"authors": {"author": [{"@pid": "12/6995", "text": "Robert C. Zak Jr."}, {"@pid": "90/6356", "text": "Jeffrey V. Hill"}]}, "title": "An IEEE 1149.1 Compliant Testability Architecture with Internal Scan.", "venue": "ICCD", "pages": "436-442", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZakH92", "doi": "10.1109/ICCD.1992.276309", "ee": "https://doi.org/10.1109/ICCD.1992.276309", "url": "https://dblp.org/rec/conf/iccd/ZakH92"}, "url": "URL#6503035"}, {"@score": "1", "@id": "6503036", "info": {"authors": {"author": [{"@pid": "84/3190", "text": "Shujian Zhang"}, {"@pid": "07/1517", "text": "Rod Byrne"}, {"@pid": "m/DMichaelMiller", "text": "D. Michael Miller"}]}, "title": "BIST Generators for Sequential Faults.", "venue": "ICCD", "pages": "260-263", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZhangBM92", "doi": "10.1109/ICCD.1992.276264", "ee": "https://doi.org/10.1109/ICCD.1992.276264", "url": "https://dblp.org/rec/conf/iccd/ZhangBM92"}, "url": "URL#6503036"}, {"@score": "1", "@id": "6503037", "info": {"authors": {"author": {"@pid": "08/3972", "text": "Yervant Zorian"}}, "title": "A Universal Testability Strategy for Multi-Chip Modules Based on BIST and Boundary-Scan.", "venue": "ICCD", "pages": "59-66", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/Zorian92", "doi": "10.1109/ICCD.1992.276206", "ee": "https://doi.org/10.1109/ICCD.1992.276206", "url": "https://dblp.org/rec/conf/iccd/Zorian92"}, "url": "URL#6503037"}, {"@score": "1", "@id": "6503038", "info": {"authors": {"author": [{"@pid": "15/330", "text": "Charles A. Zukowski"}, {"@pid": "16/4705", "text": "Ying-Wen Bai"}]}, "title": "Implementing a High-Frequency Pattern Generator Based on Combinational Merging.", "venue": "ICCD", "pages": "81-84", "year": "1992", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccd/ZukowskiB92", "doi": "10.1109/ICCD.1992.276202", "ee": "https://doi.org/10.1109/ICCD.1992.276202", "url": "https://dblp.org/rec/conf/iccd/ZukowskiB92"}, "url": "URL#6503038"}, {"@score": "1", "@id": "6513471", "info": {"title": "Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer &amp; Processors, ICCD &apos;92, Cambridge, MA, USA, October 11-14, 1992", "venue": "ICCD", "publisher": "IEEE Computer Society", "year": "1992", "type": "Editorship", "key": "conf/iccd/1992", "ee": "https://ieeexplore.ieee.org/xpl/conhome/442/proceeding", "url": "https://dblp.org/rec/conf/iccd/1992"}, "url": "URL#6513471"}]}}}