{
  "name": "<arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::set_rsi",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::cpu::context::GeneralRegs": [
      "MutRef",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(4)))"
    ],
    "arch::cpu::context::tdx::GeneralRegsWrapper": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "MutRef"
    ]
  },
  "path": 217,
  "span": "ostd/src/arch/x86/cpu/context/tdx.rs:67:5: 69:6",
  "src": "fn set_rsi(&mut self, rsi: usize) {\n        self.0.rsi = rsi;\n    }",
  "mir": "fn <arch::cpu::context::tdx::GeneralRegsWrapper<'_> as tdx_guest::TdxTrapFrame>::set_rsi(_1: &mut arch::cpu::context::tdx::GeneralRegsWrapper<'_>, _2: usize) -> () {\n    let mut _0: ();\n    let mut _3: &mut arch::cpu::context::GeneralRegs;\n    debug self => _1;\n    debug rsi => _2;\n    bb0: {\n        _3 = ((*_1).0: &mut arch::cpu::context::GeneralRegs);\n        ((*_3).4: usize) = _2;\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}