
ProjectSmartFarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08009b78  08009b78  0000ab78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fa8  08009fa8  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009fa8  08009fa8  0000afa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fb0  08009fb0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fb0  08009fb0  0000afb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fb4  08009fb4  0000afb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009fb8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  200001d4  0800a18c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  0800a18c  0000b580  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158b4  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003505  00000000  00000000  00020ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00023fc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e87  00000000  00000000  00025268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a512  00000000  00000000  000260ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019bff  00000000  00000000  00040601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ea9b  00000000  00000000  0005a200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8c9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ef4  00000000  00000000  000f8ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000febd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009b5c 	.word	0x08009b5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009b5c 	.word	0x08009b5c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <lcdCommand>:
//핸들러 정의

extern I2C_HandleTypeDef hi2c1; //i2c.c 소스파일에 정의되어있음

void lcdCommand(uint8_t command)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af02      	add	r7, sp, #8
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
  uint8_t high_nibble, low_nibble;
  uint8_t i2c_buffer[4];
  high_nibble = command & 0xf0;
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f023 030f 	bic.w	r3, r3, #15
 8000eb8:	73fb      	strb	r3, [r7, #15]
  low_nibble = (command << 4) & 0xf0;
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	73bb      	strb	r3, [r7, #14]
  i2c_buffer[0] = high_nibble | 0x04 | 0x08;
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	f043 030c 	orr.w	r3, r3, #12
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	723b      	strb	r3, [r7, #8]
  i2c_buffer[1] = high_nibble | 0x00 | 0x08;
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	f043 0308 	orr.w	r3, r3, #8
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	727b      	strb	r3, [r7, #9]
  i2c_buffer[2] = low_nibble | 0x04 | 0x08;
 8000ed4:	7bbb      	ldrb	r3, [r7, #14]
 8000ed6:	f043 030c 	orr.w	r3, r3, #12
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	72bb      	strb	r3, [r7, #10]
  i2c_buffer[3] = low_nibble | 0x00 | 0x08;
 8000ede:	7bbb      	ldrb	r3, [r7, #14]
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	72fb      	strb	r3, [r7, #11]
  while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer,
 8000ee8:	bf00      	nop
 8000eea:	f107 0208 	add.w	r2, r7, #8
 8000eee:	2364      	movs	r3, #100	@ 0x64
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2304      	movs	r3, #4
 8000ef4:	214e      	movs	r1, #78	@ 0x4e
 8000ef6:	4805      	ldr	r0, [pc, #20]	@ (8000f0c <lcdCommand+0x64>)
 8000ef8:	f002 ff4e 	bl	8003d98 <HAL_I2C_Master_Transmit>
 8000efc:	4603      	mov	r3, r0
                                4, 100) != HAL_OK);
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f3      	bne.n	8000eea <lcdCommand+0x42>
}
 8000f02:	bf00      	nop
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000298 	.word	0x20000298

08000f10 <lcdData>:

//1byte write

void lcdData(uint8_t data)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
  uint8_t high_nibble, low_nibble;
  uint8_t i2c_buffer[4];
  high_nibble = data & 0xf0;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f023 030f 	bic.w	r3, r3, #15
 8000f20:	73fb      	strb	r3, [r7, #15]
  low_nibble = (data << 4) & 0xf0;
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	73bb      	strb	r3, [r7, #14]
  i2c_buffer[0] = high_nibble | 0x05 | 0x08;
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	f043 030d 	orr.w	r3, r3, #13
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	723b      	strb	r3, [r7, #8]
  i2c_buffer[1] = high_nibble | 0x01 | 0x08;
 8000f32:	7bfb      	ldrb	r3, [r7, #15]
 8000f34:	f043 0309 	orr.w	r3, r3, #9
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	727b      	strb	r3, [r7, #9]
  i2c_buffer[2] = low_nibble | 0x05 | 0x08;
 8000f3c:	7bbb      	ldrb	r3, [r7, #14]
 8000f3e:	f043 030d 	orr.w	r3, r3, #13
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	72bb      	strb	r3, [r7, #10]
  i2c_buffer[3] = low_nibble | 0x01 | 0x08;
 8000f46:	7bbb      	ldrb	r3, [r7, #14]
 8000f48:	f043 0309 	orr.w	r3, r3, #9
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	72fb      	strb	r3, [r7, #11]
  while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS, i2c_buffer,
 8000f50:	bf00      	nop
 8000f52:	f107 0208 	add.w	r2, r7, #8
 8000f56:	2364      	movs	r3, #100	@ 0x64
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	214e      	movs	r1, #78	@ 0x4e
 8000f5e:	4805      	ldr	r0, [pc, #20]	@ (8000f74 <lcdData+0x64>)
 8000f60:	f002 ff1a 	bl	8003d98 <HAL_I2C_Master_Transmit>
 8000f64:	4603      	mov	r3, r0
                                4, 100) != HAL_OK);
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1f3      	bne.n	8000f52 <lcdData+0x42>
}
 8000f6a:	bf00      	nop
 8000f6c:	bf00      	nop
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000298 	.word	0x20000298

08000f78 <lcdInit>:
void lcdInit(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 8000f7c:	2032      	movs	r0, #50	@ 0x32
 8000f7e:	f001 f9bd 	bl	80022fc <HAL_Delay>
  lcdCommand(0x33);
 8000f82:	2033      	movs	r0, #51	@ 0x33
 8000f84:	f7ff ff90 	bl	8000ea8 <lcdCommand>
  HAL_Delay(5);
 8000f88:	2005      	movs	r0, #5
 8000f8a:	f001 f9b7 	bl	80022fc <HAL_Delay>
  lcdCommand(0x32);
 8000f8e:	2032      	movs	r0, #50	@ 0x32
 8000f90:	f7ff ff8a 	bl	8000ea8 <lcdCommand>
  HAL_Delay(5);
 8000f94:	2005      	movs	r0, #5
 8000f96:	f001 f9b1 	bl	80022fc <HAL_Delay>
  lcdCommand(0x28);
 8000f9a:	2028      	movs	r0, #40	@ 0x28
 8000f9c:	f7ff ff84 	bl	8000ea8 <lcdCommand>
  HAL_Delay(5);
 8000fa0:	2005      	movs	r0, #5
 8000fa2:	f001 f9ab 	bl	80022fc <HAL_Delay>
  lcdCommand(DISPLAY_ON);
 8000fa6:	200c      	movs	r0, #12
 8000fa8:	f7ff ff7e 	bl	8000ea8 <lcdCommand>
  HAL_Delay(5);
 8000fac:	2005      	movs	r0, #5
 8000fae:	f001 f9a5 	bl	80022fc <HAL_Delay>
  lcdCommand(0x06);
 8000fb2:	2006      	movs	r0, #6
 8000fb4:	f7ff ff78 	bl	8000ea8 <lcdCommand>
  HAL_Delay(5);
 8000fb8:	2005      	movs	r0, #5
 8000fba:	f001 f99f 	bl	80022fc <HAL_Delay>
  lcdCommand(CLEAR_DISPLAY);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f7ff ff72 	bl	8000ea8 <lcdCommand>
  HAL_Delay(2);
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	f001 f999 	bl	80022fc <HAL_Delay>
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <lcdString>:
void lcdString(char *str)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  while(*str)lcdData(*str++);
 8000fd6:	e006      	b.n	8000fe6 <lcdString+0x18>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	607a      	str	r2, [r7, #4]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff95 	bl	8000f10 <lcdData>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1f4      	bne.n	8000fd8 <lcdString+0xa>
}
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <moveCursor>:

void moveCursor(uint8_t row, uint8_t col)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	460a      	mov	r2, r1
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	4613      	mov	r3, r2
 8001006:	71bb      	strb	r3, [r7, #6]
  lcdCommand(0x80 | row<<6 | col);
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	019b      	lsls	r3, r3, #6
 800100c:	b2da      	uxtb	r2, r3
 800100e:	79bb      	ldrb	r3, [r7, #6]
 8001010:	4313      	orrs	r3, r2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001018:	b2db      	uxtb	r3, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff44 	bl	8000ea8 <lcdCommand>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800102e:	463b      	mov	r3, r7
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800103a:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800103c:	4a28      	ldr	r2, [pc, #160]	@ (80010e0 <MX_ADC1_Init+0xb8>)
 800103e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001040:	4b26      	ldr	r3, [pc, #152]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001042:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001046:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800104e:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001050:	2201      	movs	r2, #1
 8001052:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001056:	2201      	movs	r2, #1
 8001058:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105a:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800105c:	2200      	movs	r2, #0
 800105e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001062:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001064:	2200      	movs	r2, #0
 8001066:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001068:	4b1c      	ldr	r3, [pc, #112]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800106a:	4a1e      	ldr	r2, [pc, #120]	@ (80010e4 <MX_ADC1_Init+0xbc>)
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106e:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001074:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001076:	2202      	movs	r2, #2
 8001078:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800107a:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800107c:	2201      	movs	r2, #1
 800107e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <MX_ADC1_Init+0xb4>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001088:	4814      	ldr	r0, [pc, #80]	@ (80010dc <MX_ADC1_Init+0xb4>)
 800108a:	f001 f95b 	bl	8002344 <HAL_ADC_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001094:	f000 fd4c 	bl	8001b30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001098:	230f      	movs	r3, #15
 800109a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800109c:	2301      	movs	r3, #1
 800109e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80010a0:	2306      	movs	r3, #6
 80010a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	480c      	ldr	r0, [pc, #48]	@ (80010dc <MX_ADC1_Init+0xb4>)
 80010aa:	f001 fbad 	bl	8002808 <HAL_ADC_ConfigChannel>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b4:	f000 fd3c 	bl	8001b30 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010b8:	2306      	movs	r3, #6
 80010ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010bc:	2302      	movs	r3, #2
 80010be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c0:	463b      	mov	r3, r7
 80010c2:	4619      	mov	r1, r3
 80010c4:	4805      	ldr	r0, [pc, #20]	@ (80010dc <MX_ADC1_Init+0xb4>)
 80010c6:	f001 fb9f 	bl	8002808 <HAL_ADC_ConfigChannel>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010d0:	f000 fd2e 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200001f0 	.word	0x200001f0
 80010e0:	40012000 	.word	0x40012000
 80010e4:	0f000001 	.word	0x0f000001

080010e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	@ 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a3f      	ldr	r2, [pc, #252]	@ (8001204 <HAL_ADC_MspInit+0x11c>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d178      	bne.n	80011fc <HAL_ADC_MspInit+0x114>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	4b3e      	ldr	r3, [pc, #248]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	4a3d      	ldr	r2, [pc, #244]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001118:	6453      	str	r3, [r2, #68]	@ 0x44
 800111a:	4b3b      	ldr	r3, [pc, #236]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4b37      	ldr	r3, [pc, #220]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	4a36      	ldr	r2, [pc, #216]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	6313      	str	r3, [r2, #48]	@ 0x30
 8001136:	4b34      	ldr	r3, [pc, #208]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	4b30      	ldr	r3, [pc, #192]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a2f      	ldr	r2, [pc, #188]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 800114c:	f043 0304 	orr.w	r3, r3, #4
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b2d      	ldr	r3, [pc, #180]	@ (8001208 <HAL_ADC_MspInit+0x120>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0304 	and.w	r3, r3, #4
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = WaterLevel_Pin;
 800115e:	2340      	movs	r3, #64	@ 0x40
 8001160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(WaterLevel_GPIO_Port, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4826      	ldr	r0, [pc, #152]	@ (800120c <HAL_ADC_MspInit+0x124>)
 8001172:	f002 fb17 	bl	80037a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Photo_Pin;
 8001176:	2320      	movs	r3, #32
 8001178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117a:	2303      	movs	r3, #3
 800117c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Photo_GPIO_Port, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	4821      	ldr	r0, [pc, #132]	@ (8001210 <HAL_ADC_MspInit+0x128>)
 800118a:	f002 fb0b 	bl	80037a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800118e:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 8001190:	4a21      	ldr	r2, [pc, #132]	@ (8001218 <HAL_ADC_MspInit+0x130>)
 8001192:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001194:	4b1f      	ldr	r3, [pc, #124]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 8001196:	2200      	movs	r2, #0
 8001198:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80011be:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011c4:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ca:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011d0:	4810      	ldr	r0, [pc, #64]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011d2:	f001 fee5 	bl	8002fa0 <HAL_DMA_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 80011dc:	f000 fca8 	bl	8001b30 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80011e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001214 <HAL_ADC_MspInit+0x12c>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2102      	movs	r1, #2
 80011f0:	2012      	movs	r0, #18
 80011f2:	f001 fe9e 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011f6:	2012      	movs	r0, #18
 80011f8:	f001 feb7 	bl	8002f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3728      	adds	r7, #40	@ 0x28
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40012000 	.word	0x40012000
 8001208:	40023800 	.word	0x40023800
 800120c:	40020000 	.word	0x40020000
 8001210:	40020800 	.word	0x40020800
 8001214:	20000238 	.word	0x20000238
 8001218:	40026410 	.word	0x40026410

0800121c <delay_us>:
#include "delay_us.h"



void delay_us(uint16_t us)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim11, 0);
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <delay_us+0x30>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2200      	movs	r2, #0
 800122c:	625a      	str	r2, [r3, #36]	@ 0x24
    while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 800122e:	bf00      	nop
 8001230:	4b06      	ldr	r3, [pc, #24]	@ (800124c <delay_us+0x30>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	429a      	cmp	r2, r3
 800123a:	d3f9      	bcc.n	8001230 <delay_us+0x14>
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	200003a0 	.word	0x200003a0

08001250 <dht11Init>:
#include "dht.h"

void dht11Init(DHT11 *dht, GPIO_TypeDef *port, uint16_t pin)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	4613      	mov	r3, r2
 800125c:	80fb      	strh	r3, [r7, #6]
  dht->port = port;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	68ba      	ldr	r2, [r7, #8]
 8001262:	601a      	str	r2, [r3, #0]
  dht->pin = pin;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	88fa      	ldrh	r2, [r7, #6]
 8001268:	809a      	strh	r2, [r3, #4]
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <dht11GpioMode>:

// DHT11 GPIO Mode 함수 설정
void dht11GpioMode(DHT11 *dht, uint8_t mode)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b088      	sub	sp, #32
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	460b      	mov	r3, r1
 8001280:	70fb      	strb	r3, [r7, #3]
  GPIO_InitTypeDef GPIO_InitStruct = {0};  //GPIO 구조체 변수 선언 및 초기화
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]


  if(mode == OUTPUT)
 8001292:	78fb      	ldrb	r3, [r7, #3]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d111      	bne.n	80012bc <dht11GpioMode+0x46>
  {
    // 출력모드 설정
    GPIO_InitStruct.Pin = dht->pin;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	889b      	ldrh	r3, [r3, #4]
 800129c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f107 020c 	add.w	r2, r7, #12
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f002 fa75 	bl	80037a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
  }
}
 80012ba:	e013      	b.n	80012e4 <dht11GpioMode+0x6e>
  else if(mode == INPUT)
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d110      	bne.n	80012e4 <dht11GpioMode+0x6e>
    GPIO_InitStruct.Pin = dht->pin;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	889b      	ldrh	r3, [r3, #4]
 80012c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c8:	2300      	movs	r3, #0
 80012ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d0:	2302      	movs	r3, #2
 80012d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f107 020c 	add.w	r2, r7, #12
 80012dc:	4611      	mov	r1, r2
 80012de:	4618      	mov	r0, r3
 80012e0:	f002 fa60 	bl	80037a4 <HAL_GPIO_Init>
}
 80012e4:	bf00      	nop
 80012e6:	3720      	adds	r7, #32
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <dht11Read>:
uint8_t dht11Read(DHT11 *dht)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b090      	sub	sp, #64	@ 0x40
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  bool ret = true;    //  기본 반환값 설정
 80012f4:	2301      	movs	r3, #1
 80012f6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

  uint16_t timeTick = 0;     //시간 측정 변수 선언 및 초기화
 80012fa:	2300      	movs	r3, #0
 80012fc:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint8_t  pluse[40] = {0};  // 40비트 데이터를 저장...
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	2224      	movs	r2, #36	@ 0x24
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f006 fbee 	bl	8007aec <memset>

  uint8_t humValue1 = 0, humValue2 = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001316:	2300      	movs	r3, #0
 8001318:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  uint8_t tempValue1 = 0, tempValue2 = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001322:	2300      	movs	r3, #0
 8001324:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  uint8_t parityValue = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

  // 타이머 시작
  HAL_TIM_Base_Start(&htim11);
 800132e:	48a3      	ldr	r0, [pc, #652]	@ (80015bc <dht11Read+0x2d0>)
 8001330:	f003 fd74 	bl	8004e1c <HAL_TIM_Base_Start>

  // 통신 시작 신호 전송
  dht11GpioMode(dht, OUTPUT);       //GPIO를 출력으로 선언
 8001334:	2101      	movs	r1, #1
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ff9d 	bl	8001276 <dht11GpioMode>
  HAL_GPIO_WritePin(dht->port, dht->pin, 0);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6818      	ldr	r0, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	889b      	ldrh	r3, [r3, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	4619      	mov	r1, r3
 8001348:	f002 fbc8 	bl	8003adc <HAL_GPIO_WritePin>
  HAL_Delay(20);                    // 적어도 18ms 이상 대기
 800134c:	2014      	movs	r0, #20
 800134e:	f000 ffd5 	bl	80022fc <HAL_Delay>
  HAL_GPIO_WritePin(dht->port, dht->pin, 1);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6818      	ldr	r0, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	889b      	ldrh	r3, [r3, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	4619      	mov	r1, r3
 800135e:	f002 fbbd 	bl	8003adc <HAL_GPIO_WritePin>
  delay_us(20);
 8001362:	2014      	movs	r0, #20
 8001364:	f7ff ff5a 	bl	800121c <delay_us>
  dht11GpioMode(dht, INPUT);        //INPUT 모드로 전환
 8001368:	2100      	movs	r1, #0
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7ff ff83 	bl	8001276 <dht11GpioMode>


  //  DHT11의 응답신호 대기
  __HAL_TIM_SET_COUNTER(&htim11, 0);
 8001370:	4b92      	ldr	r3, [pc, #584]	@ (80015bc <dht11Read+0x2d0>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2200      	movs	r2, #0
 8001376:	625a      	str	r2, [r3, #36]	@ 0x24
  while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET)
 8001378:	e008      	b.n	800138c <dht11Read+0xa0>
  {
    if(__HAL_TIM_GET_COUNTER(&htim11) > 100)
 800137a:	4b90      	ldr	r3, [pc, #576]	@ (80015bc <dht11Read+0x2d0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001380:	2b64      	cmp	r3, #100	@ 0x64
 8001382:	d903      	bls.n	800138c <dht11Read+0xa0>
    {
      printf("LOW Signal Time Out\n\r");
 8001384:	488e      	ldr	r0, [pc, #568]	@ (80015c0 <dht11Read+0x2d4>)
 8001386:	f006 fa49 	bl	800781c <iprintf>
      break;
 800138a:	e00a      	b.n	80013a2 <dht11Read+0xb6>
  while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	889b      	ldrh	r3, [r3, #4]
 8001394:	4619      	mov	r1, r3
 8001396:	4610      	mov	r0, r2
 8001398:	f002 fb88 	bl	8003aac <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d0eb      	beq.n	800137a <dht11Read+0x8e>
    }
  }
  __HAL_TIM_SET_COUNTER(&htim11, 0);
 80013a2:	4b86      	ldr	r3, [pc, #536]	@ (80015bc <dht11Read+0x2d0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2200      	movs	r2, #0
 80013a8:	625a      	str	r2, [r3, #36]	@ 0x24
  while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)
 80013aa:	e008      	b.n	80013be <dht11Read+0xd2>
  {
    if(__HAL_TIM_GET_COUNTER(&htim11) > 120)
 80013ac:	4b83      	ldr	r3, [pc, #524]	@ (80015bc <dht11Read+0x2d0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b2:	2b78      	cmp	r3, #120	@ 0x78
 80013b4:	d903      	bls.n	80013be <dht11Read+0xd2>
    {
      printf("HIGH Signal Time Out\n\r");
 80013b6:	4883      	ldr	r0, [pc, #524]	@ (80015c4 <dht11Read+0x2d8>)
 80013b8:	f006 fa30 	bl	800781c <iprintf>
      break;
 80013bc:	e00a      	b.n	80013d4 <dht11Read+0xe8>
  while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	889b      	ldrh	r3, [r3, #4]
 80013c6:	4619      	mov	r1, r3
 80013c8:	4610      	mov	r0, r2
 80013ca:	f002 fb6f 	bl	8003aac <HAL_GPIO_ReadPin>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d0eb      	beq.n	80013ac <dht11Read+0xc0>
    }
  }

  for(uint8_t i= 0; i <40; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 80013da:	e03f      	b.n	800145c <dht11Read+0x170>
  {
    while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET);
 80013dc:	bf00      	nop
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	889b      	ldrh	r3, [r3, #4]
 80013e6:	4619      	mov	r1, r3
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fb5f 	bl	8003aac <HAL_GPIO_ReadPin>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d0f4      	beq.n	80013de <dht11Read+0xf2>

    __HAL_TIM_SET_COUNTER(&htim11, 0);
 80013f4:	4b71      	ldr	r3, [pc, #452]	@ (80015bc <dht11Read+0x2d0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2200      	movs	r2, #0
 80013fa:	625a      	str	r2, [r3, #36]	@ 0x24
    while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)
 80013fc:	e01e      	b.n	800143c <dht11Read+0x150>
    {
      timeTick = __HAL_TIM_GET_COUNTER(&htim11);
 80013fe:	4b6f      	ldr	r3, [pc, #444]	@ (80015bc <dht11Read+0x2d0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001404:	867b      	strh	r3, [r7, #50]	@ 0x32

      //  신호 길이 판별
      if(timeTick > 20 && timeTick < 30)    // 26 ~ 28us -> '0'
 8001406:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001408:	2b14      	cmp	r3, #20
 800140a:	d90a      	bls.n	8001422 <dht11Read+0x136>
 800140c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800140e:	2b1d      	cmp	r3, #29
 8001410:	d807      	bhi.n	8001422 <dht11Read+0x136>
      {
        pluse[i] = 0;
 8001412:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001416:	3340      	adds	r3, #64	@ 0x40
 8001418:	443b      	add	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	f803 2c38 	strb.w	r2, [r3, #-56]
 8001420:	e00c      	b.n	800143c <dht11Read+0x150>
      }
      else if(timeTick > 65 && timeTick < 85)
 8001422:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001424:	2b41      	cmp	r3, #65	@ 0x41
 8001426:	d909      	bls.n	800143c <dht11Read+0x150>
 8001428:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800142a:	2b54      	cmp	r3, #84	@ 0x54
 800142c:	d806      	bhi.n	800143c <dht11Read+0x150>
      {
        pluse[i] = 1;
 800142e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001432:	3340      	adds	r3, #64	@ 0x40
 8001434:	443b      	add	r3, r7
 8001436:	2201      	movs	r2, #1
 8001438:	f803 2c38 	strb.w	r2, [r3, #-56]
    while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	889b      	ldrh	r3, [r3, #4]
 8001444:	4619      	mov	r1, r3
 8001446:	4610      	mov	r0, r2
 8001448:	f002 fb30 	bl	8003aac <HAL_GPIO_ReadPin>
 800144c:	4603      	mov	r3, r0
 800144e:	2b01      	cmp	r3, #1
 8001450:	d0d5      	beq.n	80013fe <dht11Read+0x112>
  for(uint8_t i= 0; i <40; i++)
 8001452:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001456:	3301      	adds	r3, #1
 8001458:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800145c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8001460:	2b27      	cmp	r3, #39	@ 0x27
 8001462:	d9bb      	bls.n	80013dc <dht11Read+0xf0>
      }
    }
  }
  HAL_TIM_Base_Stop(&htim11);
 8001464:	4855      	ldr	r0, [pc, #340]	@ (80015bc <dht11Read+0x2d0>)
 8001466:	f003 fd33 	bl	8004ed0 <HAL_TIM_Base_Stop>

  // 온습도 데이터 처리
  for(uint8_t i = 0; i < 8; i++) {humValue1 = (humValue1 << 1) + pluse[i];} // 습도 상위 8비트
 800146a:	2300      	movs	r3, #0
 800146c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8001470:	e011      	b.n	8001496 <dht11Read+0x1aa>
 8001472:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800147e:	3340      	adds	r3, #64	@ 0x40
 8001480:	443b      	add	r3, r7
 8001482:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001486:	4413      	add	r3, r2
 8001488:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800148c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001490:	3301      	adds	r3, #1
 8001492:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8001496:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800149a:	2b07      	cmp	r3, #7
 800149c:	d9e9      	bls.n	8001472 <dht11Read+0x186>
  for(uint8_t i = 8; i < 16; i++) {humValue2 = (humValue2 << 1) + pluse[i];} // 습도 하위 8비트
 800149e:	2308      	movs	r3, #8
 80014a0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80014a4:	e011      	b.n	80014ca <dht11Read+0x1de>
 80014a6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80014b2:	3340      	adds	r3, #64	@ 0x40
 80014b4:	443b      	add	r3, r7
 80014b6:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80014ba:	4413      	add	r3, r2
 80014bc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80014c0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80014c4:	3301      	adds	r3, #1
 80014c6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80014ca:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80014ce:	2b0f      	cmp	r3, #15
 80014d0:	d9e9      	bls.n	80014a6 <dht11Read+0x1ba>
  for(uint8_t i = 16; i < 24; i++) {tempValue1 = (tempValue1 << 1) + pluse[i];} // 온도 상위 8비트
 80014d2:	2310      	movs	r3, #16
 80014d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80014d8:	e011      	b.n	80014fe <dht11Read+0x212>
 80014da:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014e6:	3340      	adds	r3, #64	@ 0x40
 80014e8:	443b      	add	r3, r7
 80014ea:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80014ee:	4413      	add	r3, r2
 80014f0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 80014f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014f8:	3301      	adds	r3, #1
 80014fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80014fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001502:	2b17      	cmp	r3, #23
 8001504:	d9e9      	bls.n	80014da <dht11Read+0x1ee>
  for(uint8_t i = 24; i < 32; i++) {tempValue2 = (tempValue2 << 1) + pluse[i];} // 온도 하위 8비트
 8001506:	2318      	movs	r3, #24
 8001508:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800150c:	e011      	b.n	8001532 <dht11Read+0x246>
 800150e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	b2da      	uxtb	r2, r3
 8001516:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800151a:	3340      	adds	r3, #64	@ 0x40
 800151c:	443b      	add	r3, r7
 800151e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001522:	4413      	add	r3, r2
 8001524:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8001528:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800152c:	3301      	adds	r3, #1
 800152e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001532:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001536:	2b1f      	cmp	r3, #31
 8001538:	d9e9      	bls.n	800150e <dht11Read+0x222>
  for(uint8_t i = 32; i < 40; i++) {parityValue = (parityValue << 1) + pluse[i];}
 800153a:	2320      	movs	r3, #32
 800153c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001540:	e011      	b.n	8001566 <dht11Read+0x27a>
 8001542:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	b2da      	uxtb	r2, r3
 800154a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800154e:	3340      	adds	r3, #64	@ 0x40
 8001550:	443b      	add	r3, r7
 8001552:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8001556:	4413      	add	r3, r2
 8001558:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800155c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001560:	3301      	adds	r3, #1
 8001562:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001566:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800156a:	2b27      	cmp	r3, #39	@ 0x27
 800156c:	d9e9      	bls.n	8001542 <dht11Read+0x256>

  // 구조체에 온습도 값 저장
  dht->temperature = tempValue1;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8001574:	719a      	strb	r2, [r3, #6]
  dht->humidity = humValue1;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800157c:	71da      	strb	r2, [r3, #7]


  uint8_t checkSum = humValue1 + humValue2 + tempValue1 + tempValue2;
 800157e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001582:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001586:	4413      	add	r3, r2
 8001588:	b2da      	uxtb	r2, r3
 800158a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800158e:	4413      	add	r3, r2
 8001590:	b2da      	uxtb	r2, r3
 8001592:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001596:	4413      	add	r3, r2
 8001598:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  if(checkSum != parityValue)
 800159c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80015a0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d002      	beq.n	80015ae <dht11Read+0x2c2>
  {
    printf("Checksum Error\r\n");
 80015a8:	4807      	ldr	r0, [pc, #28]	@ (80015c8 <dht11Read+0x2dc>)
 80015aa:	f006 f99f 	bl	80078ec <puts>





  return ret;
 80015ae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3740      	adds	r7, #64	@ 0x40
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200003a0 	.word	0x200003a0
 80015c0:	08009b78 	.word	0x08009b78
 80015c4:	08009b90 	.word	0x08009b90
 80015c8:	08009ba8 	.word	0x08009ba8

080015cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <MX_DMA_Init+0x3c>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a0b      	ldr	r2, [pc, #44]	@ (8001608 <MX_DMA_Init+0x3c>)
 80015dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <MX_DMA_Init+0x3c>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2100      	movs	r1, #0
 80015f2:	2038      	movs	r0, #56	@ 0x38
 80015f4:	f001 fc9d 	bl	8002f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015f8:	2038      	movs	r0, #56	@ 0x38
 80015fa:	f001 fcb6 	bl	8002f6a <HAL_NVIC_EnableIRQ>

}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40023800 	.word	0x40023800

0800160c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	4b2d      	ldr	r3, [pc, #180]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a2c      	ldr	r2, [pc, #176]	@ (80016dc <MX_GPIO_Init+0xd0>)
 800162c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b2a      	ldr	r3, [pc, #168]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	4b26      	ldr	r3, [pc, #152]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	4a25      	ldr	r2, [pc, #148]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001648:	f043 0304 	orr.w	r3, r3, #4
 800164c:	6313      	str	r3, [r2, #48]	@ 0x30
 800164e:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a1e      	ldr	r2, [pc, #120]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b1c      	ldr	r3, [pc, #112]	@ (80016dc <MX_GPIO_Init+0xd0>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	607b      	str	r3, [r7, #4]
 800167a:	4b18      	ldr	r3, [pc, #96]	@ (80016dc <MX_GPIO_Init+0xd0>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001680:	f043 0302 	orr.w	r3, r3, #2
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <MX_GPIO_Init+0xd0>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|GPIO_PIN_1|Dht11_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	2113      	movs	r1, #19
 8001696:	4812      	ldr	r0, [pc, #72]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 8001698:	f002 fa20 	bl	8003adc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin PC1 */
  GPIO_InitStruct.Pin = LED_Pin|GPIO_PIN_1;
 800169c:	2303      	movs	r3, #3
 800169e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a0:	2301      	movs	r3, #1
 80016a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a8:	2300      	movs	r3, #0
 80016aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	4619      	mov	r1, r3
 80016b2:	480b      	ldr	r0, [pc, #44]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 80016b4:	f002 f876 	bl	80037a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Dht11_Pin */
  GPIO_InitStruct.Pin = Dht11_Pin;
 80016b8:	2310      	movs	r3, #16
 80016ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016bc:	2301      	movs	r3, #1
 80016be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c4:	2302      	movs	r3, #2
 80016c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Dht11_GPIO_Port, &GPIO_InitStruct);
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4619      	mov	r1, r3
 80016ce:	4804      	ldr	r0, [pc, #16]	@ (80016e0 <MX_GPIO_Init+0xd4>)
 80016d0:	f002 f868 	bl	80037a4 <HAL_GPIO_Init>

}
 80016d4:	bf00      	nop
 80016d6:	3728      	adds	r7, #40	@ 0x28
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020800 	.word	0x40020800

080016e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <MX_I2C1_Init+0x50>)
 80016ea:	4a13      	ldr	r2, [pc, #76]	@ (8001738 <MX_I2C1_Init+0x54>)
 80016ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <MX_I2C1_Init+0x50>)
 80016f0:	4a12      	ldr	r2, [pc, #72]	@ (800173c <MX_I2C1_Init+0x58>)
 80016f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <MX_I2C1_Init+0x50>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <MX_I2C1_Init+0x50>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001700:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <MX_I2C1_Init+0x50>)
 8001702:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001706:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001708:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <MX_I2C1_Init+0x50>)
 800170a:	2200      	movs	r2, #0
 800170c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <MX_I2C1_Init+0x50>)
 8001710:	2200      	movs	r2, #0
 8001712:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001714:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <MX_I2C1_Init+0x50>)
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <MX_I2C1_Init+0x50>)
 800171c:	2200      	movs	r2, #0
 800171e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001720:	4804      	ldr	r0, [pc, #16]	@ (8001734 <MX_I2C1_Init+0x50>)
 8001722:	f002 f9f5 	bl	8003b10 <HAL_I2C_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800172c:	f000 fa00 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000298 	.word	0x20000298
 8001738:	40005400 	.word	0x40005400
 800173c:	000186a0 	.word	0x000186a0

08001740 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	@ 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a19      	ldr	r2, [pc, #100]	@ (80017c4 <HAL_I2C_MspInit+0x84>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d12c      	bne.n	80017bc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	4b18      	ldr	r3, [pc, #96]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a17      	ldr	r2, [pc, #92]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b15      	ldr	r3, [pc, #84]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001784:	2312      	movs	r3, #18
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001790:	2304      	movs	r3, #4
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	480c      	ldr	r0, [pc, #48]	@ (80017cc <HAL_I2C_MspInit+0x8c>)
 800179c:	f002 f802 	bl	80037a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	4a07      	ldr	r2, [pc, #28]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 80017aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b0:	4b05      	ldr	r3, [pc, #20]	@ (80017c8 <HAL_I2C_MspInit+0x88>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	@ 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40005400 	.word	0x40005400
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020400 	.word	0x40020400

080017d0 <__io_putchar>:
  #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80017d8:	1d39      	adds	r1, r7, #4
 80017da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017de:	2201      	movs	r2, #1
 80017e0:	4803      	ldr	r0, [pc, #12]	@ (80017f0 <__io_putchar+0x20>)
 80017e2:	f004 fafb 	bl	8005ddc <HAL_UART_Transmit>

  return ch;
 80017e6:	687b      	ldr	r3, [r7, #4]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	200003e8 	.word	0x200003e8

080017f4 <updateLCD>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void updateLCD(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  lcdCommand(CLEAR_DISPLAY);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7ff fb55 	bl	8000ea8 <lcdCommand>
  HAL_Delay(2);  // Clear 명령 후 잠시 대기
 80017fe:	2002      	movs	r0, #2
 8001800:	f000 fd7c 	bl	80022fc <HAL_Delay>

  // 첫 번째 줄: 온도와 습도
  sprintf(lcdBuffer, "T:%dC H:%d%%", dht.temperature, dht.humidity);
 8001804:	4b11      	ldr	r3, [pc, #68]	@ (800184c <updateLCD+0x58>)
 8001806:	799b      	ldrb	r3, [r3, #6]
 8001808:	461a      	mov	r2, r3
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <updateLCD+0x58>)
 800180c:	79db      	ldrb	r3, [r3, #7]
 800180e:	4910      	ldr	r1, [pc, #64]	@ (8001850 <updateLCD+0x5c>)
 8001810:	4810      	ldr	r0, [pc, #64]	@ (8001854 <updateLCD+0x60>)
 8001812:	f006 f873 	bl	80078fc <siprintf>
  moveCursor(0, 0);
 8001816:	2100      	movs	r1, #0
 8001818:	2000      	movs	r0, #0
 800181a:	f7ff fbed 	bl	8000ff8 <moveCursor>
  lcdString(lcdBuffer);
 800181e:	480d      	ldr	r0, [pc, #52]	@ (8001854 <updateLCD+0x60>)
 8001820:	f7ff fbd5 	bl	8000fce <lcdString>
  HAL_Delay(1);
 8001824:	2001      	movs	r0, #1
 8001826:	f000 fd69 	bl	80022fc <HAL_Delay>

  // 두 번째 줄: 조도값
  sprintf(lcdBuffer, "Light:%d", adcValue[0]); // 값바꿔줌
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <updateLCD+0x64>)
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	b29b      	uxth	r3, r3
 8001830:	461a      	mov	r2, r3
 8001832:	490a      	ldr	r1, [pc, #40]	@ (800185c <updateLCD+0x68>)
 8001834:	4807      	ldr	r0, [pc, #28]	@ (8001854 <updateLCD+0x60>)
 8001836:	f006 f861 	bl	80078fc <siprintf>
  moveCursor(1, 0);
 800183a:	2100      	movs	r1, #0
 800183c:	2001      	movs	r0, #1
 800183e:	f7ff fbdb 	bl	8000ff8 <moveCursor>
  lcdString(lcdBuffer);
 8001842:	4804      	ldr	r0, [pc, #16]	@ (8001854 <updateLCD+0x60>)
 8001844:	f7ff fbc3 	bl	8000fce <lcdString>
}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	200002ec 	.word	0x200002ec
 8001850:	08009bb8 	.word	0x08009bb8
 8001854:	200002f4 	.word	0x200002f4
 8001858:	20000304 	.word	0x20000304
 800185c:	08009bc8 	.word	0x08009bc8

08001860 <DHT_Reset>:

void DHT_Reset(); // 온습도 사이클 조정
void DHT_Reset()
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  dht11GpioMode(&dht, OUTPUT);
 8001864:	2101      	movs	r1, #1
 8001866:	4806      	ldr	r0, [pc, #24]	@ (8001880 <DHT_Reset+0x20>)
 8001868:	f7ff fd05 	bl	8001276 <dht11GpioMode>
  HAL_GPIO_WritePin(dht.port, dht.pin, GPIO_PIN_SET);
 800186c:	4b04      	ldr	r3, [pc, #16]	@ (8001880 <DHT_Reset+0x20>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a03      	ldr	r2, [pc, #12]	@ (8001880 <DHT_Reset+0x20>)
 8001872:	8891      	ldrh	r1, [r2, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	4618      	mov	r0, r3
 8001878:	f002 f930 	bl	8003adc <HAL_GPIO_WritePin>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	200002ec 	.word	0x200002ec

08001884 <HAL_ADC_ConvCpltCallback>:

// ADC 변환 완료 콜백
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance == ADC1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a05      	ldr	r2, [pc, #20]	@ (80018a8 <HAL_ADC_ConvCpltCallback+0x24>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d102      	bne.n	800189c <HAL_ADC_ConvCpltCallback+0x18>
  {
    adcFlag = 1;  // ADC 변환 완료 플래그 설정
 8001896:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_ADC_ConvCpltCallback+0x28>)
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]
  }
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40012000 	.word	0x40012000
 80018ac:	20000308 	.word	0x20000308

080018b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  // if (huart->Instance == USART2)
  // 버튼 누르면 Fan On
    if(rxData == 'w')
 80018b8:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <HAL_UART_RxCpltCallback+0x40>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b77      	cmp	r3, #119	@ 0x77
 80018be:	d105      	bne.n	80018cc <HAL_UART_RxCpltCallback+0x1c>
    {
      TIM2->CCR1 = 65535;
 80018c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80018ca:	e007      	b.n	80018dc <HAL_UART_RxCpltCallback+0x2c>
    }
    else if(rxData == 's')
 80018cc:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <HAL_UART_RxCpltCallback+0x40>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b73      	cmp	r3, #115	@ 0x73
 80018d2:	d103      	bne.n	80018dc <HAL_UART_RxCpltCallback+0x2c>
    {
      TIM2->CCR1 = 0;
 80018d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018d8:	2200      	movs	r2, #0
 80018da:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    HAL_UART_Receive_IT(&huart2, &rxData, sizeof(rxData));
 80018dc:	2201      	movs	r2, #1
 80018de:	4904      	ldr	r1, [pc, #16]	@ (80018f0 <HAL_UART_RxCpltCallback+0x40>)
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <HAL_UART_RxCpltCallback+0x44>)
 80018e2:	f004 fb06 	bl	8005ef2 <HAL_UART_Receive_IT>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000309 	.word	0x20000309
 80018f4:	200003e8 	.word	0x200003e8

080018f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018fe:	f000 fc8b 	bl	8002218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001902:	f000 f8ad 	bl	8001a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001906:	f7ff fe81 	bl	800160c <MX_GPIO_Init>
  MX_DMA_Init();
 800190a:	f7ff fe5f 	bl	80015cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 800190e:	f000 fbdf 	bl	80020d0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001912:	f7ff fb89 	bl	8001028 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001916:	f7ff fee5 	bl	80016e4 <MX_I2C1_Init>
  MX_TIM2_Init();
 800191a:	f000 fa67 	bl	8001dec <MX_TIM2_Init>
  MX_TIM11_Init();
 800191e:	f000 fb29 	bl	8001f74 <MX_TIM11_Init>
  MX_TIM3_Init();
 8001922:	f000 fad9 	bl	8001ed8 <MX_TIM3_Init>
//  HAL_TIM_Base_Start(&htim11);
//  HAL_Delay(100);  // 타이머 안정화 대기

  // LCD 초기화 전 충분한 대기시간
  //HAL_Delay(1000);
  lcdInit();
 8001926:	f7ff fb27 	bl	8000f78 <lcdInit>
  HAL_Delay(200);
 800192a:	20c8      	movs	r0, #200	@ 0xc8
 800192c:	f000 fce6 	bl	80022fc <HAL_Delay>
  // LCD 초기화 후 충분히 대기

  // LCD 테스트
  lcdCommand(CLEAR_DISPLAY);
 8001930:	2001      	movs	r0, #1
 8001932:	f7ff fab9 	bl	8000ea8 <lcdCommand>
  HAL_Delay(2);
 8001936:	2002      	movs	r0, #2
 8001938:	f000 fce0 	bl	80022fc <HAL_Delay>
  moveCursor(0, 0);
 800193c:	2100      	movs	r1, #0
 800193e:	2000      	movs	r0, #0
 8001940:	f7ff fb5a 	bl	8000ff8 <moveCursor>
  lcdString("System Start...");
 8001944:	483c      	ldr	r0, [pc, #240]	@ (8001a38 <main+0x140>)
 8001946:	f7ff fb42 	bl	8000fce <lcdString>
  HAL_Delay(1000); // 딜레이 빼면 안됨..
 800194a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800194e:	f000 fcd5 	bl	80022fc <HAL_Delay>

  // 온습도센서 Init , 초기화 및 GPIO 설정
  dht11Init(&dht, GPIOC, GPIO_PIN_4);
 8001952:	2210      	movs	r2, #16
 8001954:	4939      	ldr	r1, [pc, #228]	@ (8001a3c <main+0x144>)
 8001956:	483a      	ldr	r0, [pc, #232]	@ (8001a40 <main+0x148>)
 8001958:	f7ff fc7a 	bl	8001250 <dht11Init>
  dht11GpioMode(&dht, OUTPUT);
 800195c:	2101      	movs	r1, #1
 800195e:	4838      	ldr	r0, [pc, #224]	@ (8001a40 <main+0x148>)
 8001960:	f7ff fc89 	bl	8001276 <dht11GpioMode>
  HAL_GPIO_WritePin(dht.port, dht.pin, GPIO_PIN_SET);
 8001964:	4b36      	ldr	r3, [pc, #216]	@ (8001a40 <main+0x148>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a35      	ldr	r2, [pc, #212]	@ (8001a40 <main+0x148>)
 800196a:	8891      	ldrh	r1, [r2, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	4618      	mov	r0, r3
 8001970:	f002 f8b4 	bl	8003adc <HAL_GPIO_WritePin>
  HAL_Delay(1000); // DHT11 안정화 대기
 8001974:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001978:	f000 fcc0 	bl	80022fc <HAL_Delay>

  // ADC로 저항값을 DMA로 받기위한 대기상태
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue, 2);
 800197c:	2202      	movs	r2, #2
 800197e:	4931      	ldr	r1, [pc, #196]	@ (8001a44 <main+0x14c>)
 8001980:	4831      	ldr	r0, [pc, #196]	@ (8001a48 <main+0x150>)
 8001982:	f000 fe33 	bl	80025ec <HAL_ADC_Start_DMA>
  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adcValue, 2);

  // 유아트 대기상태 ( 버튼 클릭시 유아트 필요 )
  HAL_UART_Receive_IT(&huart2, &rxData, sizeof(rxData));
 8001986:	2201      	movs	r2, #1
 8001988:	4930      	ldr	r1, [pc, #192]	@ (8001a4c <main+0x154>)
 800198a:	4831      	ldr	r0, [pc, #196]	@ (8001a50 <main+0x158>)
 800198c:	f004 fab1 	bl	8005ef2 <HAL_UART_Receive_IT>

  // TIM3 PWM 시작 (DC 팬 모터용)
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001990:	2100      	movs	r1, #0
 8001992:	4830      	ldr	r0, [pc, #192]	@ (8001a54 <main+0x15c>)
 8001994:	f003 fb1c 	bl	8004fd0 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // DHT11 데이터 읽기 시도
    if(dht11Read(&dht))
 8001998:	4829      	ldr	r0, [pc, #164]	@ (8001a40 <main+0x148>)
 800199a:	f7ff fca7 	bl	80012ec <dht11Read>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d03f      	beq.n	8001a24 <main+0x12c>
    {
      // UART로 온습도와 조도값 전송
      printf("Temp:%d,Hum:%d,Light:%d,WL:%d\r\n",
             dht.temperature,
 80019a4:	4b26      	ldr	r3, [pc, #152]	@ (8001a40 <main+0x148>)
 80019a6:	799b      	ldrb	r3, [r3, #6]
      printf("Temp:%d,Hum:%d,Light:%d,WL:%d\r\n",
 80019a8:	4619      	mov	r1, r3
             dht.humidity,
 80019aa:	4b25      	ldr	r3, [pc, #148]	@ (8001a40 <main+0x148>)
 80019ac:	79db      	ldrb	r3, [r3, #7]
      printf("Temp:%d,Hum:%d,Light:%d,WL:%d\r\n",
 80019ae:	461a      	mov	r2, r3
             adcValue[0],adcValue[1]);
 80019b0:	4b24      	ldr	r3, [pc, #144]	@ (8001a44 <main+0x14c>)
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	b29b      	uxth	r3, r3
      printf("Temp:%d,Hum:%d,Light:%d,WL:%d\r\n",
 80019b6:	4618      	mov	r0, r3
             adcValue[0],adcValue[1]);
 80019b8:	4b22      	ldr	r3, [pc, #136]	@ (8001a44 <main+0x14c>)
 80019ba:	885b      	ldrh	r3, [r3, #2]
 80019bc:	b29b      	uxth	r3, r3
      printf("Temp:%d,Hum:%d,Light:%d,WL:%d\r\n",
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	4603      	mov	r3, r0
 80019c2:	4825      	ldr	r0, [pc, #148]	@ (8001a58 <main+0x160>)
 80019c4:	f005 ff2a 	bl	800781c <iprintf>

      // LCD 업데이트
      updateLCD();
 80019c8:	f7ff ff14 	bl	80017f4 <updateLCD>

      if(dht.humidity > 50)
 80019cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a40 <main+0x148>)
 80019ce:	79db      	ldrb	r3, [r3, #7]
 80019d0:	2b32      	cmp	r3, #50	@ 0x32
 80019d2:	d904      	bls.n	80019de <main+0xe6>
      {
        TIM2->CCR1 = 65535;
 80019d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019dc:	635a      	str	r2, [r3, #52]	@ 0x34
      else
      {

      }
      // 온습도 측정 포트설정 리셋
      DHT_Reset();
 80019de:	f7ff ff3f 	bl	8001860 <DHT_Reset>
      HAL_Delay(2000);  // 2초 주기로 반복
 80019e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019e6:	f000 fc89 	bl	80022fc <HAL_Delay>
      if(adcValue[0] < 1000)
 80019ea:	4b16      	ldr	r3, [pc, #88]	@ (8001a44 <main+0x14c>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019f4:	d205      	bcs.n	8001a02 <main+0x10a>
      {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80019f6:	2201      	movs	r2, #1
 80019f8:	2101      	movs	r1, #1
 80019fa:	4810      	ldr	r0, [pc, #64]	@ (8001a3c <main+0x144>)
 80019fc:	f002 f86e 	bl	8003adc <HAL_GPIO_WritePin>
 8001a00:	e00a      	b.n	8001a18 <main+0x120>
      }
      else if (adcValue[0] > 1000)
 8001a02:	4b10      	ldr	r3, [pc, #64]	@ (8001a44 <main+0x14c>)
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a0c:	d904      	bls.n	8001a18 <main+0x120>
      {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2101      	movs	r1, #1
 8001a12:	480a      	ldr	r0, [pc, #40]	@ (8001a3c <main+0x144>)
 8001a14:	f002 f862 	bl	8003adc <HAL_GPIO_WritePin>
      }

      // ADC로 저항값을 DMA로 '다시' 받기위한 대기상태
      HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue, 2);
 8001a18:	2202      	movs	r2, #2
 8001a1a:	490a      	ldr	r1, [pc, #40]	@ (8001a44 <main+0x14c>)
 8001a1c:	480a      	ldr	r0, [pc, #40]	@ (8001a48 <main+0x150>)
 8001a1e:	f000 fde5 	bl	80025ec <HAL_ADC_Start_DMA>
 8001a22:	e7b9      	b.n	8001998 <main+0xa0>
      //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adcValue, 1);
    }

    else
    {
      printf("DHT11 Read Failed\r\n");
 8001a24:	480d      	ldr	r0, [pc, #52]	@ (8001a5c <main+0x164>)
 8001a26:	f005 ff61 	bl	80078ec <puts>
      // DHT11 리셋을 위한 처리
      DHT_Reset();
 8001a2a:	f7ff ff19 	bl	8001860 <DHT_Reset>
      HAL_Delay(1000);
 8001a2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a32:	f000 fc63 	bl	80022fc <HAL_Delay>
    if(dht11Read(&dht))
 8001a36:	e7af      	b.n	8001998 <main+0xa0>
 8001a38:	08009bd4 	.word	0x08009bd4
 8001a3c:	40020800 	.word	0x40020800
 8001a40:	200002ec 	.word	0x200002ec
 8001a44:	20000304 	.word	0x20000304
 8001a48:	200001f0 	.word	0x200001f0
 8001a4c:	20000309 	.word	0x20000309
 8001a50:	200003e8 	.word	0x200003e8
 8001a54:	20000310 	.word	0x20000310
 8001a58:	08009be4 	.word	0x08009be4
 8001a5c:	08009c04 	.word	0x08009c04

08001a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b094      	sub	sp, #80	@ 0x50
 8001a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0320 	add.w	r3, r7, #32
 8001a6a:	2230      	movs	r2, #48	@ 0x30
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f006 f83c 	bl	8007aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a84:	2300      	movs	r3, #0
 8001a86:	60bb      	str	r3, [r7, #8]
 8001a88:	4b27      	ldr	r3, [pc, #156]	@ (8001b28 <SystemClock_Config+0xc8>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8c:	4a26      	ldr	r2, [pc, #152]	@ (8001b28 <SystemClock_Config+0xc8>)
 8001a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a94:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <SystemClock_Config+0xc8>)
 8001a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	4b21      	ldr	r3, [pc, #132]	@ (8001b2c <SystemClock_Config+0xcc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a20      	ldr	r2, [pc, #128]	@ (8001b2c <SystemClock_Config+0xcc>)
 8001aaa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001aae:	6013      	str	r3, [r2, #0]
 8001ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b2c <SystemClock_Config+0xcc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001abc:	2301      	movs	r3, #1
 8001abe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ac0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ad0:	2304      	movs	r3, #4
 8001ad2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001ad4:	2364      	movs	r3, #100	@ 0x64
 8001ad6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001adc:	2304      	movs	r3, #4
 8001ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ae0:	f107 0320 	add.w	r3, r7, #32
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f002 fcb1 	bl	800444c <HAL_RCC_OscConfig>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001af0:	f000 f81e 	bl	8001b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001af4:	230f      	movs	r3, #15
 8001af6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af8:	2302      	movs	r3, #2
 8001afa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	2103      	movs	r1, #3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 ff13 	bl	800493c <HAL_RCC_ClockConfig>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001b1c:	f000 f808 	bl	8001b30 <Error_Handler>
  }
}
 8001b20:	bf00      	nop
 8001b22:	3750      	adds	r7, #80	@ 0x50
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40007000 	.word	0x40007000

08001b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b34:	b672      	cpsid	i
}
 8001b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <Error_Handler+0x8>

08001b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	4a08      	ldr	r2, [pc, #32]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800

08001b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <NMI_Handler+0x4>

08001b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <HardFault_Handler+0x4>

08001b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <MemManage_Handler+0x4>

08001ba4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <BusFault_Handler+0x4>

08001bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <UsageFault_Handler+0x4>

08001bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001be2:	f000 fb6b 	bl	80022bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001bf0:	4802      	ldr	r0, [pc, #8]	@ (8001bfc <ADC_IRQHandler+0x10>)
 8001bf2:	f000 fbea 	bl	80023ca <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	200001f0 	.word	0x200001f0

08001c00 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c04:	4802      	ldr	r0, [pc, #8]	@ (8001c10 <TIM3_IRQHandler+0x10>)
 8001c06:	f003 fa93 	bl	8005130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000358 	.word	0x20000358

08001c14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c18:	4802      	ldr	r0, [pc, #8]	@ (8001c24 <USART2_IRQHandler+0x10>)
 8001c1a:	f004 f98f 	bl	8005f3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200003e8 	.word	0x200003e8

08001c28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c2c:	4802      	ldr	r0, [pc, #8]	@ (8001c38 <DMA2_Stream0_IRQHandler+0x10>)
 8001c2e:	f001 fb4f 	bl	80032d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000238 	.word	0x20000238

08001c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return 1;
 8001c40:	2301      	movs	r3, #1
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_kill>:

int _kill(int pid, int sig)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c56:	f005 ff9b 	bl	8007b90 <__errno>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2216      	movs	r2, #22
 8001c5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <_exit>:

void _exit (int status)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ffe7 	bl	8001c4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c7e:	bf00      	nop
 8001c80:	e7fd      	b.n	8001c7e <_exit+0x12>

08001c82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b086      	sub	sp, #24
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	60f8      	str	r0, [r7, #12]
 8001c8a:	60b9      	str	r1, [r7, #8]
 8001c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	e00a      	b.n	8001caa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c94:	f3af 8000 	nop.w
 8001c98:	4601      	mov	r1, r0
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	60ba      	str	r2, [r7, #8]
 8001ca0:	b2ca      	uxtb	r2, r1
 8001ca2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	617b      	str	r3, [r7, #20]
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	dbf0      	blt.n	8001c94 <_read+0x12>
  }

  return len;
 8001cb2:	687b      	ldr	r3, [r7, #4]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e009      	b.n	8001ce2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	60ba      	str	r2, [r7, #8]
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fd7a 	bl	80017d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	dbf1      	blt.n	8001cce <_write+0x12>
  }
  return len;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <_close>:

int _close(int file)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d1c:	605a      	str	r2, [r3, #4]
  return 0;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <_isatty>:

int _isatty(int file)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d34:	2301      	movs	r3, #1
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr

08001d42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	60f8      	str	r0, [r7, #12]
 8001d4a:	60b9      	str	r1, [r7, #8]
 8001d4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d64:	4a14      	ldr	r2, [pc, #80]	@ (8001db8 <_sbrk+0x5c>)
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <_sbrk+0x60>)
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d70:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <_sbrk+0x64>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d102      	bne.n	8001d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <_sbrk+0x64>)
 8001d7a:	4a12      	ldr	r2, [pc, #72]	@ (8001dc4 <_sbrk+0x68>)
 8001d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d7e:	4b10      	ldr	r3, [pc, #64]	@ (8001dc0 <_sbrk+0x64>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d207      	bcs.n	8001d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d8c:	f005 ff00 	bl	8007b90 <__errno>
 8001d90:	4603      	mov	r3, r0
 8001d92:	220c      	movs	r2, #12
 8001d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d96:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9a:	e009      	b.n	8001db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d9c:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <_sbrk+0x64>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	4a05      	ldr	r2, [pc, #20]	@ (8001dc0 <_sbrk+0x64>)
 8001dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dae:	68fb      	ldr	r3, [r7, #12]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20020000 	.word	0x20020000
 8001dbc:	00000400 	.word	0x00000400
 8001dc0:	2000030c 	.word	0x2000030c
 8001dc4:	20000580 	.word	0x20000580

08001dc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dcc:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <SystemInit+0x20>)
 8001dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dd2:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <SystemInit+0x20>)
 8001dd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	@ 0x38
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e00:	f107 0320 	add.w	r3, r7, #32
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
 8001e18:	615a      	str	r2, [r3, #20]
 8001e1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e24:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e30:	4b28      	ldr	r3, [pc, #160]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e38:	4b26      	ldr	r3, [pc, #152]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3e:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e44:	4823      	ldr	r0, [pc, #140]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e46:	f002 ff99 	bl	8004d7c <HAL_TIM_Base_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e50:	f7ff fe6e 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e58:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e5e:	4619      	mov	r1, r3
 8001e60:	481c      	ldr	r0, [pc, #112]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e62:	f003 fb17 	bl	8005494 <HAL_TIM_ConfigClockSource>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e6c:	f7ff fe60 	bl	8001b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e70:	4818      	ldr	r0, [pc, #96]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e72:	f003 f854 	bl	8004f1e <HAL_TIM_PWM_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e7c:	f7ff fe58 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e88:	f107 0320 	add.w	r3, r7, #32
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4811      	ldr	r0, [pc, #68]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001e90:	f003 fed2 	bl	8005c38 <HAL_TIMEx_MasterConfigSynchronization>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e9a:	f7ff fe49 	bl	8001b30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e9e:	2360      	movs	r3, #96	@ 0x60
 8001ea0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4807      	ldr	r0, [pc, #28]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001eb6:	f003 fa2b 	bl	8005310 <HAL_TIM_PWM_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001ec0:	f7ff fe36 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ec4:	4803      	ldr	r0, [pc, #12]	@ (8001ed4 <MX_TIM2_Init+0xe8>)
 8001ec6:	f000 f8cb 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001eca:	bf00      	nop
 8001ecc:	3738      	adds	r7, #56	@ 0x38
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000310 	.word	0x20000310

08001ed8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0308 	add.w	r3, r7, #8
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	463b      	mov	r3, r7
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f70 <MX_TIM3_Init+0x98>)
 8001ef8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000-1;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001efc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f00:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f02:	4b1a      	ldr	r3, [pc, #104]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8001f08:	4b18      	ldr	r3, [pc, #96]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f0a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001f0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f10:	4b16      	ldr	r3, [pc, #88]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f1c:	4813      	ldr	r0, [pc, #76]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f1e:	f002 ff2d 	bl	8004d7c <HAL_TIM_Base_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001f28:	f7ff fe02 	bl	8001b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f32:	f107 0308 	add.w	r3, r7, #8
 8001f36:	4619      	mov	r1, r3
 8001f38:	480c      	ldr	r0, [pc, #48]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f3a:	f003 faab 	bl	8005494 <HAL_TIM_ConfigClockSource>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001f44:	f7ff fdf4 	bl	8001b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f50:	463b      	mov	r3, r7
 8001f52:	4619      	mov	r1, r3
 8001f54:	4805      	ldr	r0, [pc, #20]	@ (8001f6c <MX_TIM3_Init+0x94>)
 8001f56:	f003 fe6f 	bl	8005c38 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001f60:	f7ff fde6 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000358 	.word	0x20000358
 8001f70:	40000400 	.word	0x40000400

08001f74 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb8 <MX_TIM11_Init+0x44>)
 8001f7c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f80:	2263      	movs	r2, #99	@ 0x63
 8001f82:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f84:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f90:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f92:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001f9e:	4805      	ldr	r0, [pc, #20]	@ (8001fb4 <MX_TIM11_Init+0x40>)
 8001fa0:	f002 feec 	bl	8004d7c <HAL_TIM_Base_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001faa:	f7ff fdc1 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200003a0 	.word	0x200003a0
 8001fb8:	40014800 	.word	0x40014800

08001fbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fcc:	d10e      	bne.n	8001fec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	4b20      	ldr	r3, [pc, #128]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8001fd8:	f043 0301 	orr.w	r3, r3, #1
 8001fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fde:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001fea:	e02e      	b.n	800204a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a19      	ldr	r2, [pc, #100]	@ (8002058 <HAL_TIM_Base_MspInit+0x9c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d116      	bne.n	8002024 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	4b16      	ldr	r3, [pc, #88]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffe:	4a15      	ldr	r2, [pc, #84]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8002000:	f043 0302 	orr.w	r3, r3, #2
 8002004:	6413      	str	r3, [r2, #64]	@ 0x40
 8002006:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	613b      	str	r3, [r7, #16]
 8002010:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 14, 0);
 8002012:	2200      	movs	r2, #0
 8002014:	210e      	movs	r1, #14
 8002016:	201d      	movs	r0, #29
 8002018:	f000 ff8b 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800201c:	201d      	movs	r0, #29
 800201e:	f000 ffa4 	bl	8002f6a <HAL_NVIC_EnableIRQ>
}
 8002022:	e012      	b.n	800204a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM11)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0c      	ldr	r2, [pc, #48]	@ (800205c <HAL_TIM_Base_MspInit+0xa0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10d      	bne.n	800204a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b08      	ldr	r3, [pc, #32]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	4a07      	ldr	r2, [pc, #28]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203c:	6453      	str	r3, [r2, #68]	@ 0x44
 800203e:	4b05      	ldr	r3, [pc, #20]	@ (8002054 <HAL_TIM_Base_MspInit+0x98>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
}
 800204a:	bf00      	nop
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40023800 	.word	0x40023800
 8002058:	40000400 	.word	0x40000400
 800205c:	40014800 	.word	0x40014800

08002060 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d11d      	bne.n	80020be <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b10      	ldr	r3, [pc, #64]	@ (80020c8 <HAL_TIM_MspPostInit+0x68>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	4a0f      	ldr	r2, [pc, #60]	@ (80020c8 <HAL_TIM_MspPostInit+0x68>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	@ 0x30
 8002092:	4b0d      	ldr	r3, [pc, #52]	@ (80020c8 <HAL_TIM_MspPostInit+0x68>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = Fan_Pin;
 800209e:	2320      	movs	r3, #32
 80020a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020aa:	2302      	movs	r3, #2
 80020ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020ae:	2301      	movs	r3, #1
 80020b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Fan_GPIO_Port, &GPIO_InitStruct);
 80020b2:	f107 030c 	add.w	r3, r7, #12
 80020b6:	4619      	mov	r1, r3
 80020b8:	4804      	ldr	r0, [pc, #16]	@ (80020cc <HAL_TIM_MspPostInit+0x6c>)
 80020ba:	f001 fb73 	bl	80037a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020be:	bf00      	nop
 80020c0:	3720      	adds	r7, #32
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40020000 	.word	0x40020000

080020d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020d6:	4a12      	ldr	r2, [pc, #72]	@ (8002120 <MX_USART2_UART_Init+0x50>)
 80020d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020f4:	4b09      	ldr	r3, [pc, #36]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020f6:	220c      	movs	r2, #12
 80020f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002106:	4805      	ldr	r0, [pc, #20]	@ (800211c <MX_USART2_UART_Init+0x4c>)
 8002108:	f003 fe18 	bl	8005d3c <HAL_UART_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002112:	f7ff fd0d 	bl	8001b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200003e8 	.word	0x200003e8
 8002120:	40004400 	.word	0x40004400

08002124 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_UART_MspInit+0x94>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d133      	bne.n	80021ae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <HAL_UART_MspInit+0x98>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	4a1b      	ldr	r2, [pc, #108]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002154:	6413      	str	r3, [r2, #64]	@ 0x40
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <HAL_UART_MspInit+0x98>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <HAL_UART_MspInit+0x98>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800217e:	230c      	movs	r3, #12
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218a:	2303      	movs	r3, #3
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800218e:	2307      	movs	r3, #7
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002192:	f107 0314 	add.w	r3, r7, #20
 8002196:	4619      	mov	r1, r3
 8002198:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <HAL_UART_MspInit+0x9c>)
 800219a:	f001 fb03 	bl	80037a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2100      	movs	r1, #0
 80021a2:	2026      	movs	r0, #38	@ 0x26
 80021a4:	f000 fec5 	bl	8002f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021a8:	2026      	movs	r0, #38	@ 0x26
 80021aa:	f000 fede 	bl	8002f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80021ae:	bf00      	nop
 80021b0:	3728      	adds	r7, #40	@ 0x28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40004400 	.word	0x40004400
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000

080021c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021c8:	f7ff fdfe 	bl	8001dc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021cc:	480c      	ldr	r0, [pc, #48]	@ (8002200 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ce:	490d      	ldr	r1, [pc, #52]	@ (8002204 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002208 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d4:	e002      	b.n	80021dc <LoopCopyDataInit>

080021d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021da:	3304      	adds	r3, #4

080021dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e0:	d3f9      	bcc.n	80021d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002210 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e8:	e001      	b.n	80021ee <LoopFillZerobss>

080021ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021ec:	3204      	adds	r2, #4

080021ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f0:	d3fb      	bcc.n	80021ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021f2:	f005 fcd3 	bl	8007b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021f6:	f7ff fb7f 	bl	80018f8 <main>
  bx  lr    
 80021fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002204:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002208:	08009fb8 	.word	0x08009fb8
  ldr r2, =_sbss
 800220c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002210:	20000580 	.word	0x20000580

08002214 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002214:	e7fe      	b.n	8002214 <DMA1_Stream0_IRQHandler>
	...

08002218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800221c:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <HAL_Init+0x40>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0d      	ldr	r2, [pc, #52]	@ (8002258 <HAL_Init+0x40>)
 8002222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002226:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <HAL_Init+0x40>)
 800222e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002232:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a07      	ldr	r2, [pc, #28]	@ (8002258 <HAL_Init+0x40>)
 800223a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800223e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002240:	2003      	movs	r0, #3
 8002242:	f000 fe6b 	bl	8002f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002246:	200f      	movs	r0, #15
 8002248:	f000 f808 	bl	800225c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800224c:	f7ff fc76 	bl	8001b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023c00 	.word	0x40023c00

0800225c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002264:	4b12      	ldr	r3, [pc, #72]	@ (80022b0 <HAL_InitTick+0x54>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_InitTick+0x58>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002272:	fbb3 f3f1 	udiv	r3, r3, r1
 8002276:	fbb2 f3f3 	udiv	r3, r2, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fe83 	bl	8002f86 <HAL_SYSTICK_Config>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e00e      	b.n	80022a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b0f      	cmp	r3, #15
 800228e:	d80a      	bhi.n	80022a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002290:	2200      	movs	r2, #0
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	f04f 30ff 	mov.w	r0, #4294967295
 8002298:	f000 fe4b 	bl	8002f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800229c:	4a06      	ldr	r2, [pc, #24]	@ (80022b8 <HAL_InitTick+0x5c>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	e000      	b.n	80022a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	20000000 	.word	0x20000000
 80022b4:	20000008 	.word	0x20000008
 80022b8:	20000004 	.word	0x20000004

080022bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c0:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <HAL_IncTick+0x20>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	461a      	mov	r2, r3
 80022c6:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <HAL_IncTick+0x24>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4413      	add	r3, r2
 80022cc:	4a04      	ldr	r2, [pc, #16]	@ (80022e0 <HAL_IncTick+0x24>)
 80022ce:	6013      	str	r3, [r2, #0]
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	20000008 	.word	0x20000008
 80022e0:	20000430 	.word	0x20000430

080022e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return uwTick;
 80022e8:	4b03      	ldr	r3, [pc, #12]	@ (80022f8 <HAL_GetTick+0x14>)
 80022ea:	681b      	ldr	r3, [r3, #0]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	20000430 	.word	0x20000430

080022fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002304:	f7ff ffee 	bl	80022e4 <HAL_GetTick>
 8002308:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002314:	d005      	beq.n	8002322 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002316:	4b0a      	ldr	r3, [pc, #40]	@ (8002340 <HAL_Delay+0x44>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	461a      	mov	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4413      	add	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002322:	bf00      	nop
 8002324:	f7ff ffde 	bl	80022e4 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	429a      	cmp	r2, r3
 8002332:	d8f7      	bhi.n	8002324 <HAL_Delay+0x28>
  {
  }
}
 8002334:	bf00      	nop
 8002336:	bf00      	nop
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000008 	.word	0x20000008

08002344 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e033      	b.n	80023c2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7fe fec0 	bl	80010e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b00      	cmp	r3, #0
 8002380:	d118      	bne.n	80023b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800238a:	f023 0302 	bic.w	r3, r3, #2
 800238e:	f043 0202 	orr.w	r2, r3, #2
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fb68 	bl	8002a6c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	f023 0303 	bic.w	r3, r3, #3
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80023b2:	e001      	b.n	80023b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f003 0320 	and.w	r3, r3, #32
 80023f8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d049      	beq.n	8002494 <HAL_ADC_IRQHandler+0xca>
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d046      	beq.n	8002494 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d105      	bne.n	800241e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d12b      	bne.n	8002484 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002430:	2b00      	cmp	r3, #0
 8002432:	d127      	bne.n	8002484 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800243a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d006      	beq.n	8002450 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800244c:	2b00      	cmp	r3, #0
 800244e:	d119      	bne.n	8002484 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0220 	bic.w	r2, r2, #32
 800245e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002464:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002470:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d105      	bne.n	8002484 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	f043 0201 	orr.w	r2, r3, #1
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7ff f9fd 	bl	8001884 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f06f 0212 	mvn.w	r2, #18
 8002492:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d057      	beq.n	800255a <HAL_ADC_IRQHandler+0x190>
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d054      	beq.n	800255a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b4:	f003 0310 	and.w	r3, r3, #16
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d105      	bne.n	80024c8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d139      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d006      	beq.n	80024f2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d12b      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d124      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800250a:	2b00      	cmp	r3, #0
 800250c:	d11d      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002512:	2b00      	cmp	r3, #0
 8002514:	d119      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002524:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d105      	bne.n	800254a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fc0c 	bl	8002d68 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 020c 	mvn.w	r2, #12
 8002558:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002568:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d017      	beq.n	80025a0 <HAL_ADC_IRQHandler+0x1d6>
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d014      	beq.n	80025a0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b01      	cmp	r3, #1
 8002582:	d10d      	bne.n	80025a0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f925 	bl	80027e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f06f 0201 	mvn.w	r2, #1
 800259e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 0320 	and.w	r3, r3, #32
 80025a6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025ae:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d015      	beq.n	80025e2 <HAL_ADC_IRQHandler+0x218>
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d012      	beq.n	80025e2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c0:	f043 0202 	orr.w	r2, r3, #2
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0220 	mvn.w	r2, #32
 80025d0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f90e 	bl	80027f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0220 	mvn.w	r2, #32
 80025e0:	601a      	str	r2, [r3, #0]
  }
}
 80025e2:	bf00      	nop
 80025e4:	3718      	adds	r7, #24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002602:	2b01      	cmp	r3, #1
 8002604:	d101      	bne.n	800260a <HAL_ADC_Start_DMA+0x1e>
 8002606:	2302      	movs	r3, #2
 8002608:	e0ce      	b.n	80027a8 <HAL_ADC_Start_DMA+0x1bc>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b01      	cmp	r3, #1
 800261e:	d018      	beq.n	8002652 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002630:	4b5f      	ldr	r3, [pc, #380]	@ (80027b0 <HAL_ADC_Start_DMA+0x1c4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a5f      	ldr	r2, [pc, #380]	@ (80027b4 <HAL_ADC_Start_DMA+0x1c8>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0c9a      	lsrs	r2, r3, #18
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002644:	e002      	b.n	800264c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	3b01      	subs	r3, #1
 800264a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f9      	bne.n	8002646 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002660:	d107      	bne.n	8002672 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002670:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	f040 8086 	bne.w	800278e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800268a:	f023 0301 	bic.w	r3, r3, #1
 800268e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026c0:	d106      	bne.n	80026d0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c6:	f023 0206 	bic.w	r2, r3, #6
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	645a      	str	r2, [r3, #68]	@ 0x44
 80026ce:	e002      	b.n	80026d6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026de:	4b36      	ldr	r3, [pc, #216]	@ (80027b8 <HAL_ADC_Start_DMA+0x1cc>)
 80026e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e6:	4a35      	ldr	r2, [pc, #212]	@ (80027bc <HAL_ADC_Start_DMA+0x1d0>)
 80026e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ee:	4a34      	ldr	r2, [pc, #208]	@ (80027c0 <HAL_ADC_Start_DMA+0x1d4>)
 80026f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f6:	4a33      	ldr	r2, [pc, #204]	@ (80027c4 <HAL_ADC_Start_DMA+0x1d8>)
 80026f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002702:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002712:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002722:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	334c      	adds	r3, #76	@ 0x4c
 800272e:	4619      	mov	r1, r3
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f000 fce2 	bl	80030fc <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10f      	bne.n	8002764 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d129      	bne.n	80027a6 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002760:	609a      	str	r2, [r3, #8]
 8002762:	e020      	b.n	80027a6 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a17      	ldr	r2, [pc, #92]	@ (80027c8 <HAL_ADC_Start_DMA+0x1dc>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d11b      	bne.n	80027a6 <HAL_ADC_Start_DMA+0x1ba>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d114      	bne.n	80027a6 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	e00b      	b.n	80027a6 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f043 0210 	orr.w	r2, r3, #16
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279e:	f043 0201 	orr.w	r2, r3, #1
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000000 	.word	0x20000000
 80027b4:	431bde83 	.word	0x431bde83
 80027b8:	40012300 	.word	0x40012300
 80027bc:	08002c65 	.word	0x08002c65
 80027c0:	08002d1f 	.word	0x08002d1f
 80027c4:	08002d3b 	.word	0x08002d3b
 80027c8:	40012000 	.word	0x40012000

080027cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x1c>
 8002820:	2302      	movs	r3, #2
 8002822:	e113      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x244>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b09      	cmp	r3, #9
 8002832:	d925      	bls.n	8002880 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	461a      	mov	r2, r3
 8002842:	4613      	mov	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	4413      	add	r3, r2
 8002848:	3b1e      	subs	r3, #30
 800284a:	2207      	movs	r2, #7
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43da      	mvns	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	400a      	ands	r2, r1
 8002858:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68d9      	ldr	r1, [r3, #12]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	b29b      	uxth	r3, r3
 800286a:	4618      	mov	r0, r3
 800286c:	4603      	mov	r3, r0
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	4403      	add	r3, r0
 8002872:	3b1e      	subs	r3, #30
 8002874:	409a      	lsls	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	e022      	b.n	80028c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6919      	ldr	r1, [r3, #16]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	b29b      	uxth	r3, r3
 800288c:	461a      	mov	r2, r3
 800288e:	4613      	mov	r3, r2
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	4413      	add	r3, r2
 8002894:	2207      	movs	r2, #7
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43da      	mvns	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	400a      	ands	r2, r1
 80028a2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6919      	ldr	r1, [r3, #16]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	4603      	mov	r3, r0
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4403      	add	r3, r0
 80028bc:	409a      	lsls	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d824      	bhi.n	8002918 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	3b05      	subs	r3, #5
 80028e0:	221f      	movs	r2, #31
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43da      	mvns	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	400a      	ands	r2, r1
 80028ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	4618      	mov	r0, r3
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4613      	mov	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	3b05      	subs	r3, #5
 800290a:	fa00 f203 	lsl.w	r2, r0, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	635a      	str	r2, [r3, #52]	@ 0x34
 8002916:	e04c      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b0c      	cmp	r3, #12
 800291e:	d824      	bhi.n	800296a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	3b23      	subs	r3, #35	@ 0x23
 8002932:	221f      	movs	r2, #31
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43da      	mvns	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	400a      	ands	r2, r1
 8002940:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	4618      	mov	r0, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	3b23      	subs	r3, #35	@ 0x23
 800295c:	fa00 f203 	lsl.w	r2, r0, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	631a      	str	r2, [r3, #48]	@ 0x30
 8002968:	e023      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	3b41      	subs	r3, #65	@ 0x41
 800297c:	221f      	movs	r2, #31
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43da      	mvns	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	400a      	ands	r2, r1
 800298a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	b29b      	uxth	r3, r3
 8002998:	4618      	mov	r0, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	3b41      	subs	r3, #65	@ 0x41
 80029a6:	fa00 f203 	lsl.w	r2, r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b2:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <HAL_ADC_ConfigChannel+0x250>)
 80029b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a28      	ldr	r2, [pc, #160]	@ (8002a5c <HAL_ADC_ConfigChannel+0x254>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d10f      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x1d8>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b12      	cmp	r3, #18
 80029c6:	d10b      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a5c <HAL_ADC_ConfigChannel+0x254>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d12b      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x23a>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002a60 <HAL_ADC_ConfigChannel+0x258>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d003      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x1f4>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b11      	cmp	r3, #17
 80029fa:	d122      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a11      	ldr	r2, [pc, #68]	@ (8002a60 <HAL_ADC_ConfigChannel+0x258>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d111      	bne.n	8002a42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a1e:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <HAL_ADC_ConfigChannel+0x25c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a11      	ldr	r2, [pc, #68]	@ (8002a68 <HAL_ADC_ConfigChannel+0x260>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	0c9a      	lsrs	r2, r3, #18
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a34:	e002      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f9      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40012300 	.word	0x40012300
 8002a5c:	40012000 	.word	0x40012000
 8002a60:	10000012 	.word	0x10000012
 8002a64:	20000000 	.word	0x20000000
 8002a68:	431bde83 	.word	0x431bde83

08002a6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a74:	4b79      	ldr	r3, [pc, #484]	@ (8002c5c <ADC_Init+0x1f0>)
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002aa0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6859      	ldr	r1, [r3, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	691b      	ldr	r3, [r3, #16]
 8002aac:	021a      	lsls	r2, r3, #8
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002ac4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6859      	ldr	r1, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ae6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6899      	ldr	r1, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002afe:	4a58      	ldr	r2, [pc, #352]	@ (8002c60 <ADC_Init+0x1f4>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d022      	beq.n	8002b4a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689a      	ldr	r2, [r3, #8]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6899      	ldr	r1, [r3, #8]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6899      	ldr	r1, [r3, #8]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	e00f      	b.n	8002b6a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b68:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0202 	bic.w	r2, r2, #2
 8002b78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6899      	ldr	r1, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	7e1b      	ldrb	r3, [r3, #24]
 8002b84:	005a      	lsls	r2, r3, #1
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d01b      	beq.n	8002bd0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ba6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002bb6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6859      	ldr	r1, [r3, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	035a      	lsls	r2, r3, #13
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	605a      	str	r2, [r3, #4]
 8002bce:	e007      	b.n	8002be0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bde:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002bee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	051a      	lsls	r2, r3, #20
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	430a      	orrs	r2, r1
 8002c04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6899      	ldr	r1, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c22:	025a      	lsls	r2, r3, #9
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6899      	ldr	r1, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	029a      	lsls	r2, r3, #10
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	609a      	str	r2, [r3, #8]
}
 8002c50:	bf00      	nop
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	40012300 	.word	0x40012300
 8002c60:	0f000001 	.word	0x0f000001

08002c64 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c70:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d13c      	bne.n	8002cf8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d12b      	bne.n	8002cf0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d127      	bne.n	8002cf0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d006      	beq.n	8002cbc <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d119      	bne.n	8002cf0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0220 	bic.w	r2, r2, #32
 8002cca:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d105      	bne.n	8002cf0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce8:	f043 0201 	orr.w	r2, r3, #1
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7fe fdc7 	bl	8001884 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cf6:	e00e      	b.n	8002d16 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff fd75 	bl	80027f4 <HAL_ADC_ErrorCallback>
}
 8002d0a:	e004      	b.n	8002d16 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f7ff fd4d 	bl	80027cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d46:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2240      	movs	r2, #64	@ 0x40
 8002d4c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d52:	f043 0204 	orr.w	r2, r3, #4
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f7ff fd4a 	bl	80027f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d60:	bf00      	nop
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dae:	4a04      	ldr	r2, [pc, #16]	@ (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60d3      	str	r3, [r2, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc8:	4b04      	ldr	r3, [pc, #16]	@ (8002ddc <__NVIC_GetPriorityGrouping+0x18>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0307 	and.w	r3, r3, #7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db0b      	blt.n	8002e0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4907      	ldr	r1, [pc, #28]	@ (8002e18 <__NVIC_EnableIRQ+0x38>)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000e100 	.word	0xe000e100

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	@ (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	@ (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	@ 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	@ 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ee8:	d301      	bcc.n	8002eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eea:	2301      	movs	r3, #1
 8002eec:	e00f      	b.n	8002f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eee:	4a0a      	ldr	r2, [pc, #40]	@ (8002f18 <SysTick_Config+0x40>)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ef6:	210f      	movs	r1, #15
 8002ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8002efc:	f7ff ff8e 	bl	8002e1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f00:	4b05      	ldr	r3, [pc, #20]	@ (8002f18 <SysTick_Config+0x40>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f06:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <SysTick_Config+0x40>)
 8002f08:	2207      	movs	r2, #7
 8002f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	e000e010 	.word	0xe000e010

08002f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f7ff ff29 	bl	8002d7c <__NVIC_SetPriorityGrouping>
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b086      	sub	sp, #24
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	4603      	mov	r3, r0
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f44:	f7ff ff3e 	bl	8002dc4 <__NVIC_GetPriorityGrouping>
 8002f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	68b9      	ldr	r1, [r7, #8]
 8002f4e:	6978      	ldr	r0, [r7, #20]
 8002f50:	f7ff ff8e 	bl	8002e70 <NVIC_EncodePriority>
 8002f54:	4602      	mov	r2, r0
 8002f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff5d 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b082      	sub	sp, #8
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	4603      	mov	r3, r0
 8002f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff ff31 	bl	8002de0 <__NVIC_EnableIRQ>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b082      	sub	sp, #8
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff ffa2 	bl	8002ed8 <SysTick_Config>
 8002f94:	4603      	mov	r3, r0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7ff f99a 	bl	80022e4 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e099      	b.n	80030f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0201 	bic.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fdc:	e00f      	b.n	8002ffe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fde:	f7ff f981 	bl	80022e4 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b05      	cmp	r3, #5
 8002fea:	d908      	bls.n	8002ffe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e078      	b.n	80030f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1e8      	bne.n	8002fde <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	4b38      	ldr	r3, [pc, #224]	@ (80030f8 <HAL_DMA_Init+0x158>)
 8003018:	4013      	ands	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800302a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003036:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003042:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003054:	2b04      	cmp	r3, #4
 8003056:	d107      	bne.n	8003068 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	4313      	orrs	r3, r2
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	4313      	orrs	r3, r2
 8003066:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0307 	bic.w	r3, r3, #7
 800307e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	2b04      	cmp	r3, #4
 8003090:	d117      	bne.n	80030c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00e      	beq.n	80030c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 fb01 	bl	80036ac <DMA_CheckFifoParam>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d008      	beq.n	80030c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2240      	movs	r2, #64	@ 0x40
 80030b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030be:	2301      	movs	r3, #1
 80030c0:	e016      	b.n	80030f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 fab8 	bl	8003640 <DMA_CalcBaseAndBitshift>
 80030d0:	4603      	mov	r3, r0
 80030d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d8:	223f      	movs	r2, #63	@ 0x3f
 80030da:	409a      	lsls	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	f010803f 	.word	0xf010803f

080030fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003112:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <HAL_DMA_Start_IT+0x26>
 800311e:	2302      	movs	r3, #2
 8003120:	e040      	b.n	80031a4 <HAL_DMA_Start_IT+0xa8>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b01      	cmp	r3, #1
 8003134:	d12f      	bne.n	8003196 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2202      	movs	r2, #2
 800313a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 fa4a 	bl	80035e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003154:	223f      	movs	r2, #63	@ 0x3f
 8003156:	409a      	lsls	r2, r3
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0216 	orr.w	r2, r2, #22
 800316a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0208 	orr.w	r2, r2, #8
 8003182:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	e005      	b.n	80031a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800319e:	2302      	movs	r3, #2
 80031a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3718      	adds	r7, #24
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031ba:	f7ff f893 	bl	80022e4 <HAL_GetTick>
 80031be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d008      	beq.n	80031de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2280      	movs	r2, #128	@ 0x80
 80031d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e052      	b.n	8003284 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0216 	bic.w	r2, r2, #22
 80031ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695a      	ldr	r2, [r3, #20]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d103      	bne.n	800320e <HAL_DMA_Abort+0x62>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800320a:	2b00      	cmp	r3, #0
 800320c:	d007      	beq.n	800321e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0208 	bic.w	r2, r2, #8
 800321c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0201 	bic.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800322e:	e013      	b.n	8003258 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003230:	f7ff f858 	bl	80022e4 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b05      	cmp	r3, #5
 800323c:	d90c      	bls.n	8003258 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2220      	movs	r2, #32
 8003242:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2203      	movs	r2, #3
 8003248:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e015      	b.n	8003284 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1e4      	bne.n	8003230 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326a:	223f      	movs	r2, #63	@ 0x3f
 800326c:	409a      	lsls	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d004      	beq.n	80032aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2280      	movs	r2, #128	@ 0x80
 80032a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00c      	b.n	80032c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2205      	movs	r2, #5
 80032ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003518 <HAL_DMA_IRQHandler+0x248>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a8e      	ldr	r2, [pc, #568]	@ (800351c <HAL_DMA_IRQHandler+0x24c>)
 80032e2:	fba2 2303 	umull	r2, r3, r2, r3
 80032e6:	0a9b      	lsrs	r3, r3, #10
 80032e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fa:	2208      	movs	r2, #8
 80032fc:	409a      	lsls	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	4013      	ands	r3, r2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d01a      	beq.n	800333c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	d013      	beq.n	800333c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 0204 	bic.w	r2, r2, #4
 8003322:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	2208      	movs	r2, #8
 800332a:	409a      	lsls	r2, r3
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003334:	f043 0201 	orr.w	r2, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	2201      	movs	r2, #1
 8003342:	409a      	lsls	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d012      	beq.n	8003372 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00b      	beq.n	8003372 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335e:	2201      	movs	r2, #1
 8003360:	409a      	lsls	r2, r3
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336a:	f043 0202 	orr.w	r2, r3, #2
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003376:	2204      	movs	r2, #4
 8003378:	409a      	lsls	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	4013      	ands	r3, r2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d012      	beq.n	80033a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00b      	beq.n	80033a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003394:	2204      	movs	r2, #4
 8003396:	409a      	lsls	r2, r3
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a0:	f043 0204 	orr.w	r2, r3, #4
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ac:	2210      	movs	r2, #16
 80033ae:	409a      	lsls	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4013      	ands	r3, r2
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d043      	beq.n	8003440 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d03c      	beq.n	8003440 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ca:	2210      	movs	r2, #16
 80033cc:	409a      	lsls	r2, r3
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d018      	beq.n	8003412 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d108      	bne.n	8003400 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d024      	beq.n	8003440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	4798      	blx	r3
 80033fe:	e01f      	b.n	8003440 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003404:	2b00      	cmp	r3, #0
 8003406:	d01b      	beq.n	8003440 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
 8003410:	e016      	b.n	8003440 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800341c:	2b00      	cmp	r3, #0
 800341e:	d107      	bne.n	8003430 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0208 	bic.w	r2, r2, #8
 800342e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003444:	2220      	movs	r2, #32
 8003446:	409a      	lsls	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4013      	ands	r3, r2
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 808f 	beq.w	8003570 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 8087 	beq.w	8003570 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003466:	2220      	movs	r2, #32
 8003468:	409a      	lsls	r2, r3
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b05      	cmp	r3, #5
 8003478:	d136      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0216 	bic.w	r2, r2, #22
 8003488:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	695a      	ldr	r2, [r3, #20]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003498:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d103      	bne.n	80034aa <HAL_DMA_IRQHandler+0x1da>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d007      	beq.n	80034ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0208 	bic.w	r2, r2, #8
 80034b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034be:	223f      	movs	r2, #63	@ 0x3f
 80034c0:	409a      	lsls	r2, r3
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d07e      	beq.n	80035dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	4798      	blx	r3
        }
        return;
 80034e6:	e079      	b.n	80035dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d01d      	beq.n	8003532 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10d      	bne.n	8003520 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003508:	2b00      	cmp	r3, #0
 800350a:	d031      	beq.n	8003570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	4798      	blx	r3
 8003514:	e02c      	b.n	8003570 <HAL_DMA_IRQHandler+0x2a0>
 8003516:	bf00      	nop
 8003518:	20000000 	.word	0x20000000
 800351c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003524:	2b00      	cmp	r3, #0
 8003526:	d023      	beq.n	8003570 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	4798      	blx	r3
 8003530:	e01e      	b.n	8003570 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10f      	bne.n	8003560 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0210 	bic.w	r2, r2, #16
 800354e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003574:	2b00      	cmp	r3, #0
 8003576:	d032      	beq.n	80035de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d022      	beq.n	80035ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2205      	movs	r2, #5
 8003588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f022 0201 	bic.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	3301      	adds	r3, #1
 80035a0:	60bb      	str	r3, [r7, #8]
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d307      	bcc.n	80035b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f2      	bne.n	800359c <HAL_DMA_IRQHandler+0x2cc>
 80035b6:	e000      	b.n	80035ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80035b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d005      	beq.n	80035de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	4798      	blx	r3
 80035da:	e000      	b.n	80035de <HAL_DMA_IRQHandler+0x30e>
        return;
 80035dc:	bf00      	nop
    }
  }
}
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003600:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b40      	cmp	r3, #64	@ 0x40
 8003610:	d108      	bne.n	8003624 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003622:	e007      	b.n	8003634 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	60da      	str	r2, [r3, #12]
}
 8003634:	bf00      	nop
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	3b10      	subs	r3, #16
 8003650:	4a14      	ldr	r2, [pc, #80]	@ (80036a4 <DMA_CalcBaseAndBitshift+0x64>)
 8003652:	fba2 2303 	umull	r2, r3, r2, r3
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800365a:	4a13      	ldr	r2, [pc, #76]	@ (80036a8 <DMA_CalcBaseAndBitshift+0x68>)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4413      	add	r3, r2
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	461a      	mov	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b03      	cmp	r3, #3
 800366c:	d909      	bls.n	8003682 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003676:	f023 0303 	bic.w	r3, r3, #3
 800367a:	1d1a      	adds	r2, r3, #4
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003680:	e007      	b.n	8003692 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800368a:	f023 0303 	bic.w	r3, r3, #3
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003696:	4618      	mov	r0, r3
 8003698:	3714      	adds	r7, #20
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	aaaaaaab 	.word	0xaaaaaaab
 80036a8:	08009c30 	.word	0x08009c30

080036ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036b4:	2300      	movs	r3, #0
 80036b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d11f      	bne.n	8003706 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d856      	bhi.n	800377a <DMA_CheckFifoParam+0xce>
 80036cc:	a201      	add	r2, pc, #4	@ (adr r2, 80036d4 <DMA_CheckFifoParam+0x28>)
 80036ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036d2:	bf00      	nop
 80036d4:	080036e5 	.word	0x080036e5
 80036d8:	080036f7 	.word	0x080036f7
 80036dc:	080036e5 	.word	0x080036e5
 80036e0:	0800377b 	.word	0x0800377b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d046      	beq.n	800377e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036f4:	e043      	b.n	800377e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036fe:	d140      	bne.n	8003782 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003704:	e03d      	b.n	8003782 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800370e:	d121      	bne.n	8003754 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b03      	cmp	r3, #3
 8003714:	d837      	bhi.n	8003786 <DMA_CheckFifoParam+0xda>
 8003716:	a201      	add	r2, pc, #4	@ (adr r2, 800371c <DMA_CheckFifoParam+0x70>)
 8003718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371c:	0800372d 	.word	0x0800372d
 8003720:	08003733 	.word	0x08003733
 8003724:	0800372d 	.word	0x0800372d
 8003728:	08003745 	.word	0x08003745
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	73fb      	strb	r3, [r7, #15]
      break;
 8003730:	e030      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003736:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d025      	beq.n	800378a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003742:	e022      	b.n	800378a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003748:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800374c:	d11f      	bne.n	800378e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003752:	e01c      	b.n	800378e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d903      	bls.n	8003762 <DMA_CheckFifoParam+0xb6>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2b03      	cmp	r3, #3
 800375e:	d003      	beq.n	8003768 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003760:	e018      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	73fb      	strb	r3, [r7, #15]
      break;
 8003766:	e015      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00e      	beq.n	8003792 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
      break;
 8003778:	e00b      	b.n	8003792 <DMA_CheckFifoParam+0xe6>
      break;
 800377a:	bf00      	nop
 800377c:	e00a      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;
 800377e:	bf00      	nop
 8003780:	e008      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;
 8003782:	bf00      	nop
 8003784:	e006      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;
 8003786:	bf00      	nop
 8003788:	e004      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;
 800378a:	bf00      	nop
 800378c:	e002      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;   
 800378e:	bf00      	nop
 8003790:	e000      	b.n	8003794 <DMA_CheckFifoParam+0xe8>
      break;
 8003792:	bf00      	nop
    }
  } 
  
  return status; 
 8003794:	7bfb      	ldrb	r3, [r7, #15]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop

080037a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	@ 0x24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037b2:	2300      	movs	r3, #0
 80037b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037b6:	2300      	movs	r3, #0
 80037b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	e159      	b.n	8003a74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037c0:	2201      	movs	r2, #1
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	429a      	cmp	r2, r3
 80037da:	f040 8148 	bne.w	8003a6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f003 0303 	and.w	r3, r3, #3
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d005      	beq.n	80037f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d130      	bne.n	8003858 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	2203      	movs	r2, #3
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	43db      	mvns	r3, r3
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	4013      	ands	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4313      	orrs	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800382c:	2201      	movs	r2, #1
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	091b      	lsrs	r3, r3, #4
 8003842:	f003 0201 	and.w	r2, r3, #1
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	4313      	orrs	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 0303 	and.w	r3, r3, #3
 8003860:	2b03      	cmp	r3, #3
 8003862:	d017      	beq.n	8003894 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	2203      	movs	r2, #3
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4013      	ands	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	4313      	orrs	r3, r2
 800388c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d123      	bne.n	80038e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	08da      	lsrs	r2, r3, #3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3208      	adds	r2, #8
 80038a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	f003 0307 	and.w	r3, r3, #7
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	220f      	movs	r2, #15
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	08da      	lsrs	r2, r3, #3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	3208      	adds	r2, #8
 80038e2:	69b9      	ldr	r1, [r7, #24]
 80038e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	2203      	movs	r2, #3
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f003 0203 	and.w	r2, r3, #3
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 80a2 	beq.w	8003a6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	4b57      	ldr	r3, [pc, #348]	@ (8003a8c <HAL_GPIO_Init+0x2e8>)
 8003930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003932:	4a56      	ldr	r2, [pc, #344]	@ (8003a8c <HAL_GPIO_Init+0x2e8>)
 8003934:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003938:	6453      	str	r3, [r2, #68]	@ 0x44
 800393a:	4b54      	ldr	r3, [pc, #336]	@ (8003a8c <HAL_GPIO_Init+0x2e8>)
 800393c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003942:	60fb      	str	r3, [r7, #12]
 8003944:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003946:	4a52      	ldr	r2, [pc, #328]	@ (8003a90 <HAL_GPIO_Init+0x2ec>)
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	089b      	lsrs	r3, r3, #2
 800394c:	3302      	adds	r3, #2
 800394e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003952:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	220f      	movs	r2, #15
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	43db      	mvns	r3, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4013      	ands	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a49      	ldr	r2, [pc, #292]	@ (8003a94 <HAL_GPIO_Init+0x2f0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d019      	beq.n	80039a6 <HAL_GPIO_Init+0x202>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a48      	ldr	r2, [pc, #288]	@ (8003a98 <HAL_GPIO_Init+0x2f4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d013      	beq.n	80039a2 <HAL_GPIO_Init+0x1fe>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a47      	ldr	r2, [pc, #284]	@ (8003a9c <HAL_GPIO_Init+0x2f8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00d      	beq.n	800399e <HAL_GPIO_Init+0x1fa>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a46      	ldr	r2, [pc, #280]	@ (8003aa0 <HAL_GPIO_Init+0x2fc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d007      	beq.n	800399a <HAL_GPIO_Init+0x1f6>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a45      	ldr	r2, [pc, #276]	@ (8003aa4 <HAL_GPIO_Init+0x300>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d101      	bne.n	8003996 <HAL_GPIO_Init+0x1f2>
 8003992:	2304      	movs	r3, #4
 8003994:	e008      	b.n	80039a8 <HAL_GPIO_Init+0x204>
 8003996:	2307      	movs	r3, #7
 8003998:	e006      	b.n	80039a8 <HAL_GPIO_Init+0x204>
 800399a:	2303      	movs	r3, #3
 800399c:	e004      	b.n	80039a8 <HAL_GPIO_Init+0x204>
 800399e:	2302      	movs	r3, #2
 80039a0:	e002      	b.n	80039a8 <HAL_GPIO_Init+0x204>
 80039a2:	2301      	movs	r3, #1
 80039a4:	e000      	b.n	80039a8 <HAL_GPIO_Init+0x204>
 80039a6:	2300      	movs	r3, #0
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	f002 0203 	and.w	r2, r2, #3
 80039ae:	0092      	lsls	r2, r2, #2
 80039b0:	4093      	lsls	r3, r2
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039b8:	4935      	ldr	r1, [pc, #212]	@ (8003a90 <HAL_GPIO_Init+0x2ec>)
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	089b      	lsrs	r3, r3, #2
 80039be:	3302      	adds	r3, #2
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039c6:	4b38      	ldr	r3, [pc, #224]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4013      	ands	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039ea:	4a2f      	ldr	r2, [pc, #188]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039f0:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	43db      	mvns	r3, r3
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4013      	ands	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a14:	4a24      	ldr	r2, [pc, #144]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a1a:	4b23      	ldr	r3, [pc, #140]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d003      	beq.n	8003a3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a3e:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a44:	4b18      	ldr	r3, [pc, #96]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a68:	4a0f      	ldr	r2, [pc, #60]	@ (8003aa8 <HAL_GPIO_Init+0x304>)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	3301      	adds	r3, #1
 8003a72:	61fb      	str	r3, [r7, #28]
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	2b0f      	cmp	r3, #15
 8003a78:	f67f aea2 	bls.w	80037c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	3724      	adds	r7, #36	@ 0x24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	40023800 	.word	0x40023800
 8003a90:	40013800 	.word	0x40013800
 8003a94:	40020000 	.word	0x40020000
 8003a98:	40020400 	.word	0x40020400
 8003a9c:	40020800 	.word	0x40020800
 8003aa0:	40020c00 	.word	0x40020c00
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	40013c00 	.word	0x40013c00

08003aac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	887b      	ldrh	r3, [r7, #2]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
 8003ac8:	e001      	b.n	8003ace <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aca:	2300      	movs	r3, #0
 8003acc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	807b      	strh	r3, [r7, #2]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003aec:	787b      	ldrb	r3, [r7, #1]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003af2:	887a      	ldrh	r2, [r7, #2]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003af8:	e003      	b.n	8003b02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003afa:	887b      	ldrh	r3, [r7, #2]
 8003afc:	041a      	lsls	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	619a      	str	r2, [r3, #24]
}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
	...

08003b10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e12b      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd fe02 	bl	8001740 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2224      	movs	r2, #36	@ 0x24
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b74:	f001 f8da 	bl	8004d2c <HAL_RCC_GetPCLK1Freq>
 8003b78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4a81      	ldr	r2, [pc, #516]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d807      	bhi.n	8003b94 <HAL_I2C_Init+0x84>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a80      	ldr	r2, [pc, #512]	@ (8003d88 <HAL_I2C_Init+0x278>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	bf94      	ite	ls
 8003b8c:	2301      	movls	r3, #1
 8003b8e:	2300      	movhi	r3, #0
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	e006      	b.n	8003ba2 <HAL_I2C_Init+0x92>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a7d      	ldr	r2, [pc, #500]	@ (8003d8c <HAL_I2C_Init+0x27c>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	bf94      	ite	ls
 8003b9c:	2301      	movls	r3, #1
 8003b9e:	2300      	movhi	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e0e7      	b.n	8003d7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4a78      	ldr	r2, [pc, #480]	@ (8003d90 <HAL_I2C_Init+0x280>)
 8003bae:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb2:	0c9b      	lsrs	r3, r3, #18
 8003bb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	4a6a      	ldr	r2, [pc, #424]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d802      	bhi.n	8003be4 <HAL_I2C_Init+0xd4>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	3301      	adds	r3, #1
 8003be2:	e009      	b.n	8003bf8 <HAL_I2C_Init+0xe8>
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	4a69      	ldr	r2, [pc, #420]	@ (8003d94 <HAL_I2C_Init+0x284>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	099b      	lsrs	r3, r3, #6
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	430b      	orrs	r3, r1
 8003bfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	495c      	ldr	r1, [pc, #368]	@ (8003d84 <HAL_I2C_Init+0x274>)
 8003c14:	428b      	cmp	r3, r1
 8003c16:	d819      	bhi.n	8003c4c <HAL_I2C_Init+0x13c>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	1e59      	subs	r1, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c26:	1c59      	adds	r1, r3, #1
 8003c28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c2c:	400b      	ands	r3, r1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_I2C_Init+0x138>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1e59      	subs	r1, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	e051      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c48:	2304      	movs	r3, #4
 8003c4a:	e04f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d111      	bne.n	8003c78 <HAL_I2C_Init+0x168>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	1e58      	subs	r0, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	440b      	add	r3, r1
 8003c62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e012      	b.n	8003c9e <HAL_I2C_Init+0x18e>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1e58      	subs	r0, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6859      	ldr	r1, [r3, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	0099      	lsls	r1, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_I2C_Init+0x196>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e022      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10e      	bne.n	8003ccc <HAL_I2C_Init+0x1bc>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1e58      	subs	r0, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6859      	ldr	r1, [r3, #4]
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	440b      	add	r3, r1
 8003cbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cca:	e00f      	b.n	8003cec <HAL_I2C_Init+0x1dc>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1e58      	subs	r0, r3, #1
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6859      	ldr	r1, [r3, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	0099      	lsls	r1, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ce8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	6809      	ldr	r1, [r1, #0]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	69da      	ldr	r2, [r3, #28]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6911      	ldr	r1, [r2, #16]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	68d2      	ldr	r2, [r2, #12]
 8003d26:	4311      	orrs	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6812      	ldr	r2, [r2, #0]
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695a      	ldr	r2, [r3, #20]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	000186a0 	.word	0x000186a0
 8003d88:	001e847f 	.word	0x001e847f
 8003d8c:	003d08ff 	.word	0x003d08ff
 8003d90:	431bde83 	.word	0x431bde83
 8003d94:	10624dd3 	.word	0x10624dd3

08003d98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	461a      	mov	r2, r3
 8003da4:	460b      	mov	r3, r1
 8003da6:	817b      	strh	r3, [r7, #10]
 8003da8:	4613      	mov	r3, r2
 8003daa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dac:	f7fe fa9a 	bl	80022e4 <HAL_GetTick>
 8003db0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b20      	cmp	r3, #32
 8003dbc:	f040 80e0 	bne.w	8003f80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	2319      	movs	r3, #25
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	4970      	ldr	r1, [pc, #448]	@ (8003f8c <HAL_I2C_Master_Transmit+0x1f4>)
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 f964 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003dd6:	2302      	movs	r3, #2
 8003dd8:	e0d3      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d101      	bne.n	8003de8 <HAL_I2C_Master_Transmit+0x50>
 8003de4:	2302      	movs	r3, #2
 8003de6:	e0cc      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d007      	beq.n	8003e0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f042 0201 	orr.w	r2, r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2221      	movs	r2, #33	@ 0x21
 8003e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2210      	movs	r2, #16
 8003e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	893a      	ldrh	r2, [r7, #8]
 8003e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4a50      	ldr	r2, [pc, #320]	@ (8003f90 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e50:	8979      	ldrh	r1, [r7, #10]
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	6a3a      	ldr	r2, [r7, #32]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f89c 	bl	8003f94 <I2C_MasterRequestWrite>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e08d      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e66:	2300      	movs	r3, #0
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e7c:	e066      	b.n	8003f4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	6a39      	ldr	r1, [r7, #32]
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 fa22 	bl	80042cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00d      	beq.n	8003eaa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d107      	bne.n	8003ea6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ea4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e06b      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	781a      	ldrb	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	f003 0304 	and.w	r3, r3, #4
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d11b      	bne.n	8003f20 <HAL_I2C_Master_Transmit+0x188>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d017      	beq.n	8003f20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	781a      	ldrb	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f00:	1c5a      	adds	r2, r3, #1
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	6a39      	ldr	r1, [r7, #32]
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 fa19 	bl	800435c <I2C_WaitOnBTFFlagUntilTimeout>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00d      	beq.n	8003f4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d107      	bne.n	8003f48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e01a      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d194      	bne.n	8003e7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	e000      	b.n	8003f82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f80:	2302      	movs	r3, #2
  }
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	00100002 	.word	0x00100002
 8003f90:	ffff0000 	.word	0xffff0000

08003f94 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d006      	beq.n	8003fbe <I2C_MasterRequestWrite+0x2a>
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d003      	beq.n	8003fbe <I2C_MasterRequestWrite+0x2a>
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fbc:	d108      	bne.n	8003fd0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	e00b      	b.n	8003fe8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd4:	2b12      	cmp	r3, #18
 8003fd6:	d107      	bne.n	8003fe8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fe6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 f84f 	bl	8004098 <I2C_WaitOnFlagUntilTimeout>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00d      	beq.n	800401c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800400e:	d103      	bne.n	8004018 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004016:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e035      	b.n	8004088 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004024:	d108      	bne.n	8004038 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004026:	897b      	ldrh	r3, [r7, #10]
 8004028:	b2db      	uxtb	r3, r3
 800402a:	461a      	mov	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004034:	611a      	str	r2, [r3, #16]
 8004036:	e01b      	b.n	8004070 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004038:	897b      	ldrh	r3, [r7, #10]
 800403a:	11db      	asrs	r3, r3, #7
 800403c:	b2db      	uxtb	r3, r3
 800403e:	f003 0306 	and.w	r3, r3, #6
 8004042:	b2db      	uxtb	r3, r3
 8004044:	f063 030f 	orn	r3, r3, #15
 8004048:	b2da      	uxtb	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	490e      	ldr	r1, [pc, #56]	@ (8004090 <I2C_MasterRequestWrite+0xfc>)
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 f898 	bl	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e010      	b.n	8004088 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4907      	ldr	r1, [pc, #28]	@ (8004094 <I2C_MasterRequestWrite+0x100>)
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f888 	bl	800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e000      	b.n	8004088 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	00010008 	.word	0x00010008
 8004094:	00010002 	.word	0x00010002

08004098 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	603b      	str	r3, [r7, #0]
 80040a4:	4613      	mov	r3, r2
 80040a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a8:	e048      	b.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d044      	beq.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040b2:	f7fe f917 	bl	80022e4 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d302      	bcc.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d139      	bne.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	0c1b      	lsrs	r3, r3, #16
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d10d      	bne.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	43da      	mvns	r2, r3
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	4013      	ands	r3, r2
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	bf0c      	ite	eq
 80040e4:	2301      	moveq	r3, #1
 80040e6:	2300      	movne	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	461a      	mov	r2, r3
 80040ec:	e00c      	b.n	8004108 <I2C_WaitOnFlagUntilTimeout+0x70>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	43da      	mvns	r2, r3
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4013      	ands	r3, r2
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	429a      	cmp	r2, r3
 800410c:	d116      	bne.n	800413c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	f043 0220 	orr.w	r2, r3, #32
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e023      	b.n	8004184 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	0c1b      	lsrs	r3, r3, #16
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b01      	cmp	r3, #1
 8004144:	d10d      	bne.n	8004162 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	43da      	mvns	r2, r3
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	4013      	ands	r3, r2
 8004152:	b29b      	uxth	r3, r3
 8004154:	2b00      	cmp	r3, #0
 8004156:	bf0c      	ite	eq
 8004158:	2301      	moveq	r3, #1
 800415a:	2300      	movne	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	461a      	mov	r2, r3
 8004160:	e00c      	b.n	800417c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	43da      	mvns	r2, r3
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	4013      	ands	r3, r2
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	bf0c      	ite	eq
 8004174:	2301      	moveq	r3, #1
 8004176:	2300      	movne	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	79fb      	ldrb	r3, [r7, #7]
 800417e:	429a      	cmp	r2, r3
 8004180:	d093      	beq.n	80040aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800419a:	e071      	b.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041aa:	d123      	bne.n	80041f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e067      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fa:	d041      	beq.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fc:	f7fe f872 	bl	80022e4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	429a      	cmp	r2, r3
 800420a:	d302      	bcc.n	8004212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d136      	bne.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	0c1b      	lsrs	r3, r3, #16
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b01      	cmp	r3, #1
 800421a:	d10c      	bne.n	8004236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	43da      	mvns	r2, r3
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	4013      	ands	r3, r2
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	bf14      	ite	ne
 800422e:	2301      	movne	r3, #1
 8004230:	2300      	moveq	r3, #0
 8004232:	b2db      	uxtb	r3, r3
 8004234:	e00b      	b.n	800424e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	43da      	mvns	r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	4013      	ands	r3, r2
 8004242:	b29b      	uxth	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	bf14      	ite	ne
 8004248:	2301      	movne	r3, #1
 800424a:	2300      	moveq	r3, #0
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d016      	beq.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f043 0220 	orr.w	r2, r3, #32
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e021      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d10c      	bne.n	80042a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	43da      	mvns	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4013      	ands	r3, r2
 8004296:	b29b      	uxth	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	e00b      	b.n	80042bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	43da      	mvns	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4013      	ands	r3, r2
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bf14      	ite	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	2300      	moveq	r3, #0
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f47f af6d 	bne.w	800419c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042d8:	e034      	b.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 f886 	bl	80043ec <I2C_IsAcknowledgeFailed>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e034      	b.n	8004354 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f0:	d028      	beq.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f2:	f7fd fff7 	bl	80022e4 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d302      	bcc.n	8004308 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d11d      	bne.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004312:	2b80      	cmp	r3, #128	@ 0x80
 8004314:	d016      	beq.n	8004344 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	f043 0220 	orr.w	r2, r3, #32
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e007      	b.n	8004354 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434e:	2b80      	cmp	r3, #128	@ 0x80
 8004350:	d1c3      	bne.n	80042da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004368:	e034      	b.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f000 f83e 	bl	80043ec <I2C_IsAcknowledgeFailed>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e034      	b.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004380:	d028      	beq.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fd ffaf 	bl	80022e4 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11d      	bne.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d016      	beq.n	80043d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	f043 0220 	orr.w	r2, r3, #32
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e007      	b.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0304 	and.w	r3, r3, #4
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d1c3      	bne.n	800436a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b083      	sub	sp, #12
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004402:	d11b      	bne.n	800443c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800440c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004428:	f043 0204 	orr.w	r2, r3, #4
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e000      	b.n	800443e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
	...

0800444c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e267      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d075      	beq.n	8004556 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800446a:	4b88      	ldr	r3, [pc, #544]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 030c 	and.w	r3, r3, #12
 8004472:	2b04      	cmp	r3, #4
 8004474:	d00c      	beq.n	8004490 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004476:	4b85      	ldr	r3, [pc, #532]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800447e:	2b08      	cmp	r3, #8
 8004480:	d112      	bne.n	80044a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004482:	4b82      	ldr	r3, [pc, #520]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800448a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800448e:	d10b      	bne.n	80044a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004490:	4b7e      	ldr	r3, [pc, #504]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d05b      	beq.n	8004554 <HAL_RCC_OscConfig+0x108>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d157      	bne.n	8004554 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e242      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b0:	d106      	bne.n	80044c0 <HAL_RCC_OscConfig+0x74>
 80044b2:	4b76      	ldr	r3, [pc, #472]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a75      	ldr	r2, [pc, #468]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044bc:	6013      	str	r3, [r2, #0]
 80044be:	e01d      	b.n	80044fc <HAL_RCC_OscConfig+0xb0>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCC_OscConfig+0x98>
 80044ca:	4b70      	ldr	r3, [pc, #448]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a6f      	ldr	r2, [pc, #444]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b6d      	ldr	r3, [pc, #436]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a6c      	ldr	r2, [pc, #432]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e00b      	b.n	80044fc <HAL_RCC_OscConfig+0xb0>
 80044e4:	4b69      	ldr	r3, [pc, #420]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a68      	ldr	r2, [pc, #416]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ee:	6013      	str	r3, [r2, #0]
 80044f0:	4b66      	ldr	r3, [pc, #408]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a65      	ldr	r2, [pc, #404]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80044f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d013      	beq.n	800452c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fd feee 	bl	80022e4 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800450c:	f7fd feea 	bl	80022e4 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b64      	cmp	r3, #100	@ 0x64
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e207      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451e:	4b5b      	ldr	r3, [pc, #364]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0xc0>
 800452a:	e014      	b.n	8004556 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fd feda 	bl	80022e4 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004534:	f7fd fed6 	bl	80022e4 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b64      	cmp	r3, #100	@ 0x64
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e1f3      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004546:	4b51      	ldr	r3, [pc, #324]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0xe8>
 8004552:	e000      	b.n	8004556 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d063      	beq.n	800462a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004562:	4b4a      	ldr	r3, [pc, #296]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 030c 	and.w	r3, r3, #12
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800456e:	4b47      	ldr	r3, [pc, #284]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004576:	2b08      	cmp	r3, #8
 8004578:	d11c      	bne.n	80045b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457a:	4b44      	ldr	r3, [pc, #272]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d116      	bne.n	80045b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004586:	4b41      	ldr	r3, [pc, #260]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d005      	beq.n	800459e <HAL_RCC_OscConfig+0x152>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d001      	beq.n	800459e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e1c7      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800459e:	4b3b      	ldr	r3, [pc, #236]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	4937      	ldr	r1, [pc, #220]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b2:	e03a      	b.n	800462a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d020      	beq.n	80045fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045bc:	4b34      	ldr	r3, [pc, #208]	@ (8004690 <HAL_RCC_OscConfig+0x244>)
 80045be:	2201      	movs	r2, #1
 80045c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c2:	f7fd fe8f 	bl	80022e4 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ca:	f7fd fe8b 	bl	80022e4 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e1a8      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045dc:	4b2b      	ldr	r3, [pc, #172]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0f0      	beq.n	80045ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e8:	4b28      	ldr	r3, [pc, #160]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691b      	ldr	r3, [r3, #16]
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4925      	ldr	r1, [pc, #148]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	600b      	str	r3, [r1, #0]
 80045fc:	e015      	b.n	800462a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045fe:	4b24      	ldr	r3, [pc, #144]	@ (8004690 <HAL_RCC_OscConfig+0x244>)
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fd fe6e 	bl	80022e4 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460c:	f7fd fe6a 	bl	80022e4 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e187      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800461e:	4b1b      	ldr	r3, [pc, #108]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1f0      	bne.n	800460c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0308 	and.w	r3, r3, #8
 8004632:	2b00      	cmp	r3, #0
 8004634:	d036      	beq.n	80046a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d016      	beq.n	800466c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800463e:	4b15      	ldr	r3, [pc, #84]	@ (8004694 <HAL_RCC_OscConfig+0x248>)
 8004640:	2201      	movs	r2, #1
 8004642:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004644:	f7fd fe4e 	bl	80022e4 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800464c:	f7fd fe4a 	bl	80022e4 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b02      	cmp	r3, #2
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e167      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800465e:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <HAL_RCC_OscConfig+0x240>)
 8004660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0f0      	beq.n	800464c <HAL_RCC_OscConfig+0x200>
 800466a:	e01b      	b.n	80046a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800466c:	4b09      	ldr	r3, [pc, #36]	@ (8004694 <HAL_RCC_OscConfig+0x248>)
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004672:	f7fd fe37 	bl	80022e4 <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004678:	e00e      	b.n	8004698 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800467a:	f7fd fe33 	bl	80022e4 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d907      	bls.n	8004698 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e150      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
 800468c:	40023800 	.word	0x40023800
 8004690:	42470000 	.word	0x42470000
 8004694:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004698:	4b88      	ldr	r3, [pc, #544]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800469a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1ea      	bne.n	800467a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f000 8097 	beq.w	80047e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046b6:	4b81      	ldr	r3, [pc, #516]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10f      	bne.n	80046e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c2:	2300      	movs	r3, #0
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	4b7d      	ldr	r3, [pc, #500]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	4a7c      	ldr	r2, [pc, #496]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046d2:	4b7a      	ldr	r3, [pc, #488]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046da:	60bb      	str	r3, [r7, #8]
 80046dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046de:	2301      	movs	r3, #1
 80046e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e2:	4b77      	ldr	r3, [pc, #476]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d118      	bne.n	8004720 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ee:	4b74      	ldr	r3, [pc, #464]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a73      	ldr	r2, [pc, #460]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 80046f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fa:	f7fd fdf3 	bl	80022e4 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004702:	f7fd fdef 	bl	80022e4 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e10c      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004714:	4b6a      	ldr	r3, [pc, #424]	@ (80048c0 <HAL_RCC_OscConfig+0x474>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f0      	beq.n	8004702 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x2ea>
 8004728:	4b64      	ldr	r3, [pc, #400]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472c:	4a63      	ldr	r2, [pc, #396]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6713      	str	r3, [r2, #112]	@ 0x70
 8004734:	e01c      	b.n	8004770 <HAL_RCC_OscConfig+0x324>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b05      	cmp	r3, #5
 800473c:	d10c      	bne.n	8004758 <HAL_RCC_OscConfig+0x30c>
 800473e:	4b5f      	ldr	r3, [pc, #380]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004742:	4a5e      	ldr	r2, [pc, #376]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004744:	f043 0304 	orr.w	r3, r3, #4
 8004748:	6713      	str	r3, [r2, #112]	@ 0x70
 800474a:	4b5c      	ldr	r3, [pc, #368]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800474c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474e:	4a5b      	ldr	r2, [pc, #364]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	6713      	str	r3, [r2, #112]	@ 0x70
 8004756:	e00b      	b.n	8004770 <HAL_RCC_OscConfig+0x324>
 8004758:	4b58      	ldr	r3, [pc, #352]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800475a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475c:	4a57      	ldr	r2, [pc, #348]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800475e:	f023 0301 	bic.w	r3, r3, #1
 8004762:	6713      	str	r3, [r2, #112]	@ 0x70
 8004764:	4b55      	ldr	r3, [pc, #340]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004768:	4a54      	ldr	r2, [pc, #336]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 800476a:	f023 0304 	bic.w	r3, r3, #4
 800476e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d015      	beq.n	80047a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fd fdb4 	bl	80022e4 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800477e:	e00a      	b.n	8004796 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fd fdb0 	bl	80022e4 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0cb      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004796:	4b49      	ldr	r3, [pc, #292]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0ee      	beq.n	8004780 <HAL_RCC_OscConfig+0x334>
 80047a2:	e014      	b.n	80047ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a4:	f7fd fd9e 	bl	80022e4 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047aa:	e00a      	b.n	80047c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ac:	f7fd fd9a 	bl	80022e4 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e0b5      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047c2:	4b3e      	ldr	r3, [pc, #248]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1ee      	bne.n	80047ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ce:	7dfb      	ldrb	r3, [r7, #23]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d105      	bne.n	80047e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d4:	4b39      	ldr	r3, [pc, #228]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	4a38      	ldr	r2, [pc, #224]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80a1 	beq.w	800492c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ea:	4b34      	ldr	r3, [pc, #208]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d05c      	beq.n	80048b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d141      	bne.n	8004882 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047fe:	4b31      	ldr	r3, [pc, #196]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004804:	f7fd fd6e 	bl	80022e4 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480a:	e008      	b.n	800481e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480c:	f7fd fd6a 	bl	80022e4 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e087      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481e:	4b27      	ldr	r3, [pc, #156]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f0      	bne.n	800480c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69da      	ldr	r2, [r3, #28]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	019b      	lsls	r3, r3, #6
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	085b      	lsrs	r3, r3, #1
 8004842:	3b01      	subs	r3, #1
 8004844:	041b      	lsls	r3, r3, #16
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	061b      	lsls	r3, r3, #24
 800484e:	491b      	ldr	r1, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004850:	4313      	orrs	r3, r2
 8004852:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004854:	4b1b      	ldr	r3, [pc, #108]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004856:	2201      	movs	r2, #1
 8004858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485a:	f7fd fd43 	bl	80022e4 <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004862:	f7fd fd3f 	bl	80022e4 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e05c      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004874:	4b11      	ldr	r3, [pc, #68]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <HAL_RCC_OscConfig+0x416>
 8004880:	e054      	b.n	800492c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004882:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <HAL_RCC_OscConfig+0x478>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004888:	f7fd fd2c 	bl	80022e4 <HAL_GetTick>
 800488c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004890:	f7fd fd28 	bl	80022e4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e045      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a2:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <HAL_RCC_OscConfig+0x470>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1f0      	bne.n	8004890 <HAL_RCC_OscConfig+0x444>
 80048ae:	e03d      	b.n	800492c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d107      	bne.n	80048c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e038      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
 80048bc:	40023800 	.word	0x40023800
 80048c0:	40007000 	.word	0x40007000
 80048c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <HAL_RCC_OscConfig+0x4ec>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d028      	beq.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d121      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d11a      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048f8:	4013      	ands	r3, r2
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004900:	4293      	cmp	r3, r2
 8004902:	d111      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	085b      	lsrs	r3, r3, #1
 8004910:	3b01      	subs	r3, #1
 8004912:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004914:	429a      	cmp	r2, r3
 8004916:	d107      	bne.n	8004928 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004922:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d001      	beq.n	800492c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e000      	b.n	800492e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40023800 	.word	0x40023800

0800493c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0cc      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004950:	4b68      	ldr	r3, [pc, #416]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	683a      	ldr	r2, [r7, #0]
 800495a:	429a      	cmp	r2, r3
 800495c:	d90c      	bls.n	8004978 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495e:	4b65      	ldr	r3, [pc, #404]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004966:	4b63      	ldr	r3, [pc, #396]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0307 	and.w	r3, r3, #7
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d001      	beq.n	8004978 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e0b8      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d020      	beq.n	80049c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0304 	and.w	r3, r3, #4
 800498c:	2b00      	cmp	r3, #0
 800498e:	d005      	beq.n	800499c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004990:	4b59      	ldr	r3, [pc, #356]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4a58      	ldr	r2, [pc, #352]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800499a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a8:	4b53      	ldr	r3, [pc, #332]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4a52      	ldr	r2, [pc, #328]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b4:	4b50      	ldr	r3, [pc, #320]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	494d      	ldr	r1, [pc, #308]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d044      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049da:	4b47      	ldr	r3, [pc, #284]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d119      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e07f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d003      	beq.n	80049fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d107      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049fa:	4b3f      	ldr	r3, [pc, #252]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d109      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e06f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e067      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a1a:	4b37      	ldr	r3, [pc, #220]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f023 0203 	bic.w	r2, r3, #3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	4934      	ldr	r1, [pc, #208]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a2c:	f7fd fc5a 	bl	80022e4 <HAL_GetTick>
 8004a30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a32:	e00a      	b.n	8004a4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a34:	f7fd fc56 	bl	80022e4 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e04f      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 020c 	and.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d1eb      	bne.n	8004a34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a5c:	4b25      	ldr	r3, [pc, #148]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d20c      	bcs.n	8004a84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6a:	4b22      	ldr	r3, [pc, #136]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a72:	4b20      	ldr	r3, [pc, #128]	@ (8004af4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0307 	and.w	r3, r3, #7
 8004a7a:	683a      	ldr	r2, [r7, #0]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d001      	beq.n	8004a84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e032      	b.n	8004aea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a90:	4b19      	ldr	r3, [pc, #100]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	4916      	ldr	r1, [pc, #88]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d009      	beq.n	8004ac2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004aae:	4b12      	ldr	r3, [pc, #72]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	490e      	ldr	r1, [pc, #56]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ac2:	f000 f821 	bl	8004b08 <HAL_RCC_GetSysClockFreq>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	490a      	ldr	r1, [pc, #40]	@ (8004afc <HAL_RCC_ClockConfig+0x1c0>)
 8004ad4:	5ccb      	ldrb	r3, [r1, r3]
 8004ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8004ada:	4a09      	ldr	r2, [pc, #36]	@ (8004b00 <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ade:	4b09      	ldr	r3, [pc, #36]	@ (8004b04 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fd fbba 	bl	800225c <HAL_InitTick>

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40023c00 	.word	0x40023c00
 8004af8:	40023800 	.word	0x40023800
 8004afc:	08009c18 	.word	0x08009c18
 8004b00:	20000000 	.word	0x20000000
 8004b04:	20000004 	.word	0x20000004

08004b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b0c:	b094      	sub	sp, #80	@ 0x50
 8004b0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b20:	4b79      	ldr	r3, [pc, #484]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 030c 	and.w	r3, r3, #12
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d00d      	beq.n	8004b48 <HAL_RCC_GetSysClockFreq+0x40>
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	f200 80e1 	bhi.w	8004cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_RCC_GetSysClockFreq+0x34>
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d003      	beq.n	8004b42 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b3a:	e0db      	b.n	8004cf4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b3c:	4b73      	ldr	r3, [pc, #460]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b40:	e0db      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b42:	4b73      	ldr	r3, [pc, #460]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b46:	e0d8      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b48:	4b6f      	ldr	r3, [pc, #444]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b52:	4b6d      	ldr	r3, [pc, #436]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d063      	beq.n	8004c26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	099b      	lsrs	r3, r3, #6
 8004b64:	2200      	movs	r2, #0
 8004b66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b70:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b72:	2300      	movs	r3, #0
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b7a:	4622      	mov	r2, r4
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	f04f 0000 	mov.w	r0, #0
 8004b82:	f04f 0100 	mov.w	r1, #0
 8004b86:	0159      	lsls	r1, r3, #5
 8004b88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b8c:	0150      	lsls	r0, r2, #5
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4621      	mov	r1, r4
 8004b94:	1a51      	subs	r1, r2, r1
 8004b96:	6139      	str	r1, [r7, #16]
 8004b98:	4629      	mov	r1, r5
 8004b9a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bac:	4659      	mov	r1, fp
 8004bae:	018b      	lsls	r3, r1, #6
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	018a      	lsls	r2, r1, #6
 8004bba:	4651      	mov	r1, sl
 8004bbc:	ebb2 0801 	subs.w	r8, r2, r1
 8004bc0:	4659      	mov	r1, fp
 8004bc2:	eb63 0901 	sbc.w	r9, r3, r1
 8004bc6:	f04f 0200 	mov.w	r2, #0
 8004bca:	f04f 0300 	mov.w	r3, #0
 8004bce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bda:	4690      	mov	r8, r2
 8004bdc:	4699      	mov	r9, r3
 8004bde:	4623      	mov	r3, r4
 8004be0:	eb18 0303 	adds.w	r3, r8, r3
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	462b      	mov	r3, r5
 8004be8:	eb49 0303 	adc.w	r3, r9, r3
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	f04f 0200 	mov.w	r2, #0
 8004bf2:	f04f 0300 	mov.w	r3, #0
 8004bf6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bfa:	4629      	mov	r1, r5
 8004bfc:	024b      	lsls	r3, r1, #9
 8004bfe:	4621      	mov	r1, r4
 8004c00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c04:	4621      	mov	r1, r4
 8004c06:	024a      	lsls	r2, r1, #9
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c0e:	2200      	movs	r2, #0
 8004c10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c18:	f7fb ffce 	bl	8000bb8 <__aeabi_uldivmod>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4613      	mov	r3, r2
 8004c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c24:	e058      	b.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c26:	4b38      	ldr	r3, [pc, #224]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	099b      	lsrs	r3, r3, #6
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4618      	mov	r0, r3
 8004c30:	4611      	mov	r1, r2
 8004c32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c36:	623b      	str	r3, [r7, #32]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c40:	4642      	mov	r2, r8
 8004c42:	464b      	mov	r3, r9
 8004c44:	f04f 0000 	mov.w	r0, #0
 8004c48:	f04f 0100 	mov.w	r1, #0
 8004c4c:	0159      	lsls	r1, r3, #5
 8004c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c52:	0150      	lsls	r0, r2, #5
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4641      	mov	r1, r8
 8004c5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c5e:	4649      	mov	r1, r9
 8004c60:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c78:	ebb2 040a 	subs.w	r4, r2, sl
 8004c7c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	00eb      	lsls	r3, r5, #3
 8004c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c8e:	00e2      	lsls	r2, r4, #3
 8004c90:	4614      	mov	r4, r2
 8004c92:	461d      	mov	r5, r3
 8004c94:	4643      	mov	r3, r8
 8004c96:	18e3      	adds	r3, r4, r3
 8004c98:	603b      	str	r3, [r7, #0]
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	eb45 0303 	adc.w	r3, r5, r3
 8004ca0:	607b      	str	r3, [r7, #4]
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cae:	4629      	mov	r1, r5
 8004cb0:	028b      	lsls	r3, r1, #10
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb8:	4621      	mov	r1, r4
 8004cba:	028a      	lsls	r2, r1, #10
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	61fa      	str	r2, [r7, #28]
 8004cc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ccc:	f7fb ff74 	bl	8000bb8 <__aeabi_uldivmod>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	0c1b      	lsrs	r3, r3, #16
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ce8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf2:	e002      	b.n	8004cfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cf4:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x204>)
 8004cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3750      	adds	r7, #80	@ 0x50
 8004d00:	46bd      	mov	sp, r7
 8004d02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	00f42400 	.word	0x00f42400
 8004d10:	007a1200 	.word	0x007a1200

08004d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d18:	4b03      	ldr	r3, [pc, #12]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20000000 	.word	0x20000000

08004d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d30:	f7ff fff0 	bl	8004d14 <HAL_RCC_GetHCLKFreq>
 8004d34:	4602      	mov	r2, r0
 8004d36:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	0a9b      	lsrs	r3, r3, #10
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	4903      	ldr	r1, [pc, #12]	@ (8004d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d42:	5ccb      	ldrb	r3, [r1, r3]
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	08009c28 	.word	0x08009c28

08004d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d58:	f7ff ffdc 	bl	8004d14 <HAL_RCC_GetHCLKFreq>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	4b05      	ldr	r3, [pc, #20]	@ (8004d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	0b5b      	lsrs	r3, r3, #13
 8004d64:	f003 0307 	and.w	r3, r3, #7
 8004d68:	4903      	ldr	r1, [pc, #12]	@ (8004d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d6a:	5ccb      	ldrb	r3, [r1, r3]
 8004d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	40023800 	.word	0x40023800
 8004d78:	08009c28 	.word	0x08009c28

08004d7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e041      	b.n	8004e12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fd f90a 	bl	8001fbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3304      	adds	r3, #4
 8004db8:	4619      	mov	r1, r3
 8004dba:	4610      	mov	r0, r2
 8004dbc:	f000 fc64 	bl	8005688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
	...

08004e1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d001      	beq.n	8004e34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e03c      	b.n	8004eae <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1e      	ldr	r2, [pc, #120]	@ (8004ebc <HAL_TIM_Base_Start+0xa0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d018      	beq.n	8004e78 <HAL_TIM_Base_Start+0x5c>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4e:	d013      	beq.n	8004e78 <HAL_TIM_Base_Start+0x5c>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec0 <HAL_TIM_Base_Start+0xa4>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d00e      	beq.n	8004e78 <HAL_TIM_Base_Start+0x5c>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a19      	ldr	r2, [pc, #100]	@ (8004ec4 <HAL_TIM_Base_Start+0xa8>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d009      	beq.n	8004e78 <HAL_TIM_Base_Start+0x5c>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a17      	ldr	r2, [pc, #92]	@ (8004ec8 <HAL_TIM_Base_Start+0xac>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d004      	beq.n	8004e78 <HAL_TIM_Base_Start+0x5c>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a16      	ldr	r2, [pc, #88]	@ (8004ecc <HAL_TIM_Base_Start+0xb0>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d111      	bne.n	8004e9c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 0307 	and.w	r3, r3, #7
 8004e82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b06      	cmp	r3, #6
 8004e88:	d010      	beq.n	8004eac <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f042 0201 	orr.w	r2, r2, #1
 8004e98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9a:	e007      	b.n	8004eac <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40000400 	.word	0x40000400
 8004ec4:	40000800 	.word	0x40000800
 8004ec8:	40000c00 	.word	0x40000c00
 8004ecc:	40014000 	.word	0x40014000

08004ed0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	6a1a      	ldr	r2, [r3, #32]
 8004ede:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10f      	bne.n	8004f08 <HAL_TIM_Base_Stop+0x38>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6a1a      	ldr	r2, [r3, #32]
 8004eee:	f240 4344 	movw	r3, #1092	@ 0x444
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <HAL_TIM_Base_Stop+0x38>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0201 	bic.w	r2, r2, #1
 8004f06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b082      	sub	sp, #8
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e041      	b.n	8004fb4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d106      	bne.n	8004f4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f839 	bl	8004fbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4610      	mov	r0, r2
 8004f5e:	f000 fb93 	bl	8005688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fb2:	2300      	movs	r3, #0
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d109      	bne.n	8004ff4 <HAL_TIM_PWM_Start+0x24>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	bf14      	ite	ne
 8004fec:	2301      	movne	r3, #1
 8004fee:	2300      	moveq	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	e022      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d109      	bne.n	800500e <HAL_TIM_PWM_Start+0x3e>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b01      	cmp	r3, #1
 8005004:	bf14      	ite	ne
 8005006:	2301      	movne	r3, #1
 8005008:	2300      	moveq	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	e015      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d109      	bne.n	8005028 <HAL_TIM_PWM_Start+0x58>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	bf14      	ite	ne
 8005020:	2301      	movne	r3, #1
 8005022:	2300      	moveq	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	e008      	b.n	800503a <HAL_TIM_PWM_Start+0x6a>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	bf14      	ite	ne
 8005034:	2301      	movne	r3, #1
 8005036:	2300      	moveq	r3, #0
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e068      	b.n	8005114 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d104      	bne.n	8005052 <HAL_TIM_PWM_Start+0x82>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005050:	e013      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b04      	cmp	r3, #4
 8005056:	d104      	bne.n	8005062 <HAL_TIM_PWM_Start+0x92>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005060:	e00b      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d104      	bne.n	8005072 <HAL_TIM_PWM_Start+0xa2>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005070:	e003      	b.n	800507a <HAL_TIM_PWM_Start+0xaa>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2202      	movs	r2, #2
 8005076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2201      	movs	r2, #1
 8005080:	6839      	ldr	r1, [r7, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fdb2 	bl	8005bec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a23      	ldr	r2, [pc, #140]	@ (800511c <HAL_TIM_PWM_Start+0x14c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d107      	bne.n	80050a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1d      	ldr	r2, [pc, #116]	@ (800511c <HAL_TIM_PWM_Start+0x14c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b4:	d013      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a19      	ldr	r2, [pc, #100]	@ (8005120 <HAL_TIM_PWM_Start+0x150>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a17      	ldr	r2, [pc, #92]	@ (8005124 <HAL_TIM_PWM_Start+0x154>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a16      	ldr	r2, [pc, #88]	@ (8005128 <HAL_TIM_PWM_Start+0x158>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_TIM_PWM_Start+0x10e>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a14      	ldr	r2, [pc, #80]	@ (800512c <HAL_TIM_PWM_Start+0x15c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d111      	bne.n	8005102 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2b06      	cmp	r3, #6
 80050ee:	d010      	beq.n	8005112 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005100:	e007      	b.n	8005112 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0201 	orr.w	r2, r2, #1
 8005110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40010000 	.word	0x40010000
 8005120:	40000400 	.word	0x40000400
 8005124:	40000800 	.word	0x40000800
 8005128:	40000c00 	.word	0x40000c00
 800512c:	40014000 	.word	0x40014000

08005130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d020      	beq.n	8005194 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d01b      	beq.n	8005194 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f06f 0202 	mvn.w	r2, #2
 8005164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699b      	ldr	r3, [r3, #24]
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 fa65 	bl	800564a <HAL_TIM_IC_CaptureCallback>
 8005180:	e005      	b.n	800518e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 fa57 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fa68 	bl	800565e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 0304 	and.w	r3, r3, #4
 800519a:	2b00      	cmp	r3, #0
 800519c:	d020      	beq.n	80051e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d01b      	beq.n	80051e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f06f 0204 	mvn.w	r2, #4
 80051b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2202      	movs	r2, #2
 80051b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fa3f 	bl	800564a <HAL_TIM_IC_CaptureCallback>
 80051cc:	e005      	b.n	80051da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 fa31 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 fa42 	bl	800565e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0308 	and.w	r3, r3, #8
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d020      	beq.n	800522c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f003 0308 	and.w	r3, r3, #8
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01b      	beq.n	800522c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f06f 0208 	mvn.w	r2, #8
 80051fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2204      	movs	r2, #4
 8005202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	f003 0303 	and.w	r3, r3, #3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fa19 	bl	800564a <HAL_TIM_IC_CaptureCallback>
 8005218:	e005      	b.n	8005226 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fa0b 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fa1c 	bl	800565e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 0310 	and.w	r3, r3, #16
 8005232:	2b00      	cmp	r3, #0
 8005234:	d020      	beq.n	8005278 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b00      	cmp	r3, #0
 800523e:	d01b      	beq.n	8005278 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0210 	mvn.w	r2, #16
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2208      	movs	r2, #8
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f9f3 	bl	800564a <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f9e5 	bl	8005636 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f9f6 	bl	800565e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00c      	beq.n	800529c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d007      	beq.n	800529c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0201 	mvn.w	r2, #1
 8005294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f9c3 	bl	8005622 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00c      	beq.n	80052c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d007      	beq.n	80052c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80052b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fd34 	bl	8005d28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00c      	beq.n	80052e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d007      	beq.n	80052e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80052dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f9c7 	bl	8005672 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00c      	beq.n	8005308 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d007      	beq.n	8005308 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0220 	mvn.w	r2, #32
 8005300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fd06 	bl	8005d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005308:	bf00      	nop
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005326:	2b01      	cmp	r3, #1
 8005328:	d101      	bne.n	800532e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800532a:	2302      	movs	r3, #2
 800532c:	e0ae      	b.n	800548c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b0c      	cmp	r3, #12
 800533a:	f200 809f 	bhi.w	800547c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800533e:	a201      	add	r2, pc, #4	@ (adr r2, 8005344 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005344:	08005379 	.word	0x08005379
 8005348:	0800547d 	.word	0x0800547d
 800534c:	0800547d 	.word	0x0800547d
 8005350:	0800547d 	.word	0x0800547d
 8005354:	080053b9 	.word	0x080053b9
 8005358:	0800547d 	.word	0x0800547d
 800535c:	0800547d 	.word	0x0800547d
 8005360:	0800547d 	.word	0x0800547d
 8005364:	080053fb 	.word	0x080053fb
 8005368:	0800547d 	.word	0x0800547d
 800536c:	0800547d 	.word	0x0800547d
 8005370:	0800547d 	.word	0x0800547d
 8005374:	0800543b 	.word	0x0800543b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68b9      	ldr	r1, [r7, #8]
 800537e:	4618      	mov	r0, r3
 8005380:	f000 fa0e 	bl	80057a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	699a      	ldr	r2, [r3, #24]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f042 0208 	orr.w	r2, r2, #8
 8005392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699a      	ldr	r2, [r3, #24]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f022 0204 	bic.w	r2, r2, #4
 80053a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6999      	ldr	r1, [r3, #24]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	691a      	ldr	r2, [r3, #16]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	619a      	str	r2, [r3, #24]
      break;
 80053b6:	e064      	b.n	8005482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68b9      	ldr	r1, [r7, #8]
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 fa54 	bl	800586c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	699a      	ldr	r2, [r3, #24]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	699a      	ldr	r2, [r3, #24]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6999      	ldr	r1, [r3, #24]
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	021a      	lsls	r2, r3, #8
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	619a      	str	r2, [r3, #24]
      break;
 80053f8:	e043      	b.n	8005482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68b9      	ldr	r1, [r7, #8]
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fa9f 	bl	8005944 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69da      	ldr	r2, [r3, #28]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f042 0208 	orr.w	r2, r2, #8
 8005414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	69da      	ldr	r2, [r3, #28]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0204 	bic.w	r2, r2, #4
 8005424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69d9      	ldr	r1, [r3, #28]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	691a      	ldr	r2, [r3, #16]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	430a      	orrs	r2, r1
 8005436:	61da      	str	r2, [r3, #28]
      break;
 8005438:	e023      	b.n	8005482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fae9 	bl	8005a18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69da      	ldr	r2, [r3, #28]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69da      	ldr	r2, [r3, #28]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69d9      	ldr	r1, [r3, #28]
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	021a      	lsls	r2, r3, #8
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	61da      	str	r2, [r3, #28]
      break;
 800547a:	e002      	b.n	8005482 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	75fb      	strb	r3, [r7, #23]
      break;
 8005480:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800548a:	7dfb      	ldrb	r3, [r7, #23]
}
 800548c:	4618      	mov	r0, r3
 800548e:	3718      	adds	r7, #24
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800549e:	2300      	movs	r3, #0
 80054a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_TIM_ConfigClockSource+0x1c>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e0b4      	b.n	800561a <HAL_TIM_ConfigClockSource+0x186>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054e8:	d03e      	beq.n	8005568 <HAL_TIM_ConfigClockSource+0xd4>
 80054ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054ee:	f200 8087 	bhi.w	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 80054f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f6:	f000 8086 	beq.w	8005606 <HAL_TIM_ConfigClockSource+0x172>
 80054fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054fe:	d87f      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005500:	2b70      	cmp	r3, #112	@ 0x70
 8005502:	d01a      	beq.n	800553a <HAL_TIM_ConfigClockSource+0xa6>
 8005504:	2b70      	cmp	r3, #112	@ 0x70
 8005506:	d87b      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005508:	2b60      	cmp	r3, #96	@ 0x60
 800550a:	d050      	beq.n	80055ae <HAL_TIM_ConfigClockSource+0x11a>
 800550c:	2b60      	cmp	r3, #96	@ 0x60
 800550e:	d877      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005510:	2b50      	cmp	r3, #80	@ 0x50
 8005512:	d03c      	beq.n	800558e <HAL_TIM_ConfigClockSource+0xfa>
 8005514:	2b50      	cmp	r3, #80	@ 0x50
 8005516:	d873      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005518:	2b40      	cmp	r3, #64	@ 0x40
 800551a:	d058      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0x13a>
 800551c:	2b40      	cmp	r3, #64	@ 0x40
 800551e:	d86f      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005520:	2b30      	cmp	r3, #48	@ 0x30
 8005522:	d064      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0x15a>
 8005524:	2b30      	cmp	r3, #48	@ 0x30
 8005526:	d86b      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005528:	2b20      	cmp	r3, #32
 800552a:	d060      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0x15a>
 800552c:	2b20      	cmp	r3, #32
 800552e:	d867      	bhi.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
 8005530:	2b00      	cmp	r3, #0
 8005532:	d05c      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0x15a>
 8005534:	2b10      	cmp	r3, #16
 8005536:	d05a      	beq.n	80055ee <HAL_TIM_ConfigClockSource+0x15a>
 8005538:	e062      	b.n	8005600 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800554a:	f000 fb2f 	bl	8005bac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800555c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	609a      	str	r2, [r3, #8]
      break;
 8005566:	e04f      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005578:	f000 fb18 	bl	8005bac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689a      	ldr	r2, [r3, #8]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800558a:	609a      	str	r2, [r3, #8]
      break;
 800558c:	e03c      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800559a:	461a      	mov	r2, r3
 800559c:	f000 fa8c 	bl	8005ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2150      	movs	r1, #80	@ 0x50
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 fae5 	bl	8005b76 <TIM_ITRx_SetConfig>
      break;
 80055ac:	e02c      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ba:	461a      	mov	r2, r3
 80055bc:	f000 faab 	bl	8005b16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2160      	movs	r1, #96	@ 0x60
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 fad5 	bl	8005b76 <TIM_ITRx_SetConfig>
      break;
 80055cc:	e01c      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055da:	461a      	mov	r2, r3
 80055dc:	f000 fa6c 	bl	8005ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2140      	movs	r1, #64	@ 0x40
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fac5 	bl	8005b76 <TIM_ITRx_SetConfig>
      break;
 80055ec:	e00c      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4619      	mov	r1, r3
 80055f8:	4610      	mov	r0, r2
 80055fa:	f000 fabc 	bl	8005b76 <TIM_ITRx_SetConfig>
      break;
 80055fe:	e003      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
      break;
 8005604:	e000      	b.n	8005608 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005606:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005618:	7bfb      	ldrb	r3, [r7, #15]
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005622:	b480      	push	{r7}
 8005624:	b083      	sub	sp, #12
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr

08005672 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005672:	b480      	push	{r7}
 8005674:	b083      	sub	sp, #12
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800567a:	bf00      	nop
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
	...

08005688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a3a      	ldr	r2, [pc, #232]	@ (8005784 <TIM_Base_SetConfig+0xfc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00f      	beq.n	80056c0 <TIM_Base_SetConfig+0x38>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a6:	d00b      	beq.n	80056c0 <TIM_Base_SetConfig+0x38>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a37      	ldr	r2, [pc, #220]	@ (8005788 <TIM_Base_SetConfig+0x100>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d007      	beq.n	80056c0 <TIM_Base_SetConfig+0x38>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a36      	ldr	r2, [pc, #216]	@ (800578c <TIM_Base_SetConfig+0x104>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d003      	beq.n	80056c0 <TIM_Base_SetConfig+0x38>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a35      	ldr	r2, [pc, #212]	@ (8005790 <TIM_Base_SetConfig+0x108>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d108      	bne.n	80056d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a2b      	ldr	r2, [pc, #172]	@ (8005784 <TIM_Base_SetConfig+0xfc>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d01b      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e0:	d017      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a28      	ldr	r2, [pc, #160]	@ (8005788 <TIM_Base_SetConfig+0x100>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d013      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a27      	ldr	r2, [pc, #156]	@ (800578c <TIM_Base_SetConfig+0x104>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00f      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a26      	ldr	r2, [pc, #152]	@ (8005790 <TIM_Base_SetConfig+0x108>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d00b      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a25      	ldr	r2, [pc, #148]	@ (8005794 <TIM_Base_SetConfig+0x10c>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d007      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a24      	ldr	r2, [pc, #144]	@ (8005798 <TIM_Base_SetConfig+0x110>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d003      	beq.n	8005712 <TIM_Base_SetConfig+0x8a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a23      	ldr	r2, [pc, #140]	@ (800579c <TIM_Base_SetConfig+0x114>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d108      	bne.n	8005724 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	4313      	orrs	r3, r2
 8005722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	4313      	orrs	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a0e      	ldr	r2, [pc, #56]	@ (8005784 <TIM_Base_SetConfig+0xfc>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d103      	bne.n	8005758 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b01      	cmp	r3, #1
 8005768:	d105      	bne.n	8005776 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f023 0201 	bic.w	r2, r3, #1
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	611a      	str	r2, [r3, #16]
  }
}
 8005776:	bf00      	nop
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40010000 	.word	0x40010000
 8005788:	40000400 	.word	0x40000400
 800578c:	40000800 	.word	0x40000800
 8005790:	40000c00 	.word	0x40000c00
 8005794:	40014000 	.word	0x40014000
 8005798:	40014400 	.word	0x40014400
 800579c:	40014800 	.word	0x40014800

080057a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	f023 0201 	bic.w	r2, r3, #1
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f023 0303 	bic.w	r3, r3, #3
 80057d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f023 0302 	bic.w	r3, r3, #2
 80057e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005868 <TIM_OC1_SetConfig+0xc8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d10c      	bne.n	8005816 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f023 0308 	bic.w	r3, r3, #8
 8005802:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	4313      	orrs	r3, r2
 800580c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f023 0304 	bic.w	r3, r3, #4
 8005814:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a13      	ldr	r2, [pc, #76]	@ (8005868 <TIM_OC1_SetConfig+0xc8>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d111      	bne.n	8005842 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800582c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	621a      	str	r2, [r3, #32]
}
 800585c:	bf00      	nop
 800585e:	371c      	adds	r7, #28
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40010000 	.word	0x40010000

0800586c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	f023 0210 	bic.w	r2, r3, #16
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800589a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	021b      	lsls	r3, r3, #8
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f023 0320 	bic.w	r3, r3, #32
 80058b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	011b      	lsls	r3, r3, #4
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005940 <TIM_OC2_SetConfig+0xd4>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d10d      	bne.n	80058e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	011b      	lsls	r3, r3, #4
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a15      	ldr	r2, [pc, #84]	@ (8005940 <TIM_OC2_SetConfig+0xd4>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d113      	bne.n	8005918 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	621a      	str	r2, [r3, #32]
}
 8005932:	bf00      	nop
 8005934:	371c      	adds	r7, #28
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	40010000 	.word	0x40010000

08005944 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005944:	b480      	push	{r7}
 8005946:	b087      	sub	sp, #28
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f023 0303 	bic.w	r3, r3, #3
 800597a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	4313      	orrs	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800598c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	021b      	lsls	r3, r3, #8
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a14 <TIM_OC3_SetConfig+0xd0>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d10d      	bne.n	80059be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	021b      	lsls	r3, r3, #8
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a14      	ldr	r2, [pc, #80]	@ (8005a14 <TIM_OC3_SetConfig+0xd0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d113      	bne.n	80059ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	621a      	str	r2, [r3, #32]
}
 8005a08:	bf00      	nop
 8005a0a:	371c      	adds	r7, #28
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr
 8005a14:	40010000 	.word	0x40010000

08005a18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	021b      	lsls	r3, r3, #8
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	031b      	lsls	r3, r3, #12
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a10      	ldr	r2, [pc, #64]	@ (8005ab4 <TIM_OC4_SetConfig+0x9c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d109      	bne.n	8005a8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	019b      	lsls	r3, r3, #6
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	621a      	str	r2, [r3, #32]
}
 8005aa6:	bf00      	nop
 8005aa8:	371c      	adds	r7, #28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	40010000 	.word	0x40010000

08005ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6a1b      	ldr	r3, [r3, #32]
 8005ace:	f023 0201 	bic.w	r2, r3, #1
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	011b      	lsls	r3, r3, #4
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f023 030a 	bic.w	r3, r3, #10
 8005af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr

08005b16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b16:	b480      	push	{r7}
 8005b18:	b087      	sub	sp, #28
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	60f8      	str	r0, [r7, #12]
 8005b1e:	60b9      	str	r1, [r7, #8]
 8005b20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	f023 0210 	bic.w	r2, r3, #16
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	031b      	lsls	r3, r3, #12
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	693a      	ldr	r2, [r7, #16]
 8005b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b085      	sub	sp, #20
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	f043 0307 	orr.w	r3, r3, #7
 8005b98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	609a      	str	r2, [r3, #8]
}
 8005ba0:	bf00      	nop
 8005ba2:	3714      	adds	r7, #20
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	021a      	lsls	r2, r3, #8
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	697a      	ldr	r2, [r7, #20]
 8005bde:	609a      	str	r2, [r3, #8]
}
 8005be0:	bf00      	nop
 8005be2:	371c      	adds	r7, #28
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b087      	sub	sp, #28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f003 031f 	and.w	r3, r3, #31
 8005bfe:	2201      	movs	r2, #1
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6a1a      	ldr	r2, [r3, #32]
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	43db      	mvns	r3, r3
 8005c0e:	401a      	ands	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a1a      	ldr	r2, [r3, #32]
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f003 031f 	and.w	r3, r3, #31
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	fa01 f303 	lsl.w	r3, r1, r3
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	621a      	str	r2, [r3, #32]
}
 8005c2a:	bf00      	nop
 8005c2c:	371c      	adds	r7, #28
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
	...

08005c38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d101      	bne.n	8005c50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	e050      	b.n	8005cf2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8005d00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d018      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c9c:	d013      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a18      	ldr	r2, [pc, #96]	@ (8005d04 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d00e      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a16      	ldr	r2, [pc, #88]	@ (8005d08 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d009      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a15      	ldr	r2, [pc, #84]	@ (8005d0c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d004      	beq.n	8005cc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a13      	ldr	r2, [pc, #76]	@ (8005d10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d10c      	bne.n	8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ccc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	40010000 	.word	0x40010000
 8005d04:	40000400 	.word	0x40000400
 8005d08:	40000800 	.word	0x40000800
 8005d0c:	40000c00 	.word	0x40000c00
 8005d10:	40014000 	.word	0x40014000

08005d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e042      	b.n	8005dd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7fc f9de 	bl	8002124 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2224      	movs	r2, #36	@ 0x24
 8005d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 fdbd 	bl	8006900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	691a      	ldr	r2, [r3, #16]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695a      	ldr	r2, [r3, #20]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005da4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68da      	ldr	r2, [r3, #12]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005db4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08a      	sub	sp, #40	@ 0x28
 8005de0:	af02      	add	r7, sp, #8
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	603b      	str	r3, [r7, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005dec:	2300      	movs	r3, #0
 8005dee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b20      	cmp	r3, #32
 8005dfa:	d175      	bne.n	8005ee8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <HAL_UART_Transmit+0x2c>
 8005e02:	88fb      	ldrh	r3, [r7, #6]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e06e      	b.n	8005eea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2221      	movs	r2, #33	@ 0x21
 8005e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e1a:	f7fc fa63 	bl	80022e4 <HAL_GetTick>
 8005e1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	88fa      	ldrh	r2, [r7, #6]
 8005e24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	88fa      	ldrh	r2, [r7, #6]
 8005e2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e34:	d108      	bne.n	8005e48 <HAL_UART_Transmit+0x6c>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d104      	bne.n	8005e48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	61bb      	str	r3, [r7, #24]
 8005e46:	e003      	b.n	8005e50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e50:	e02e      	b.n	8005eb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	2180      	movs	r1, #128	@ 0x80
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 fb1f 	bl	80064a0 <UART_WaitOnFlagUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e03a      	b.n	8005eea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10b      	bne.n	8005e92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	3302      	adds	r3, #2
 8005e8e:	61bb      	str	r3, [r7, #24]
 8005e90:	e007      	b.n	8005ea2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	781a      	ldrb	r2, [r3, #0]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1cb      	bne.n	8005e52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	2140      	movs	r1, #64	@ 0x40
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 faeb 	bl	80064a0 <UART_WaitOnFlagUntilTimeout>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d005      	beq.n	8005edc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e006      	b.n	8005eea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2220      	movs	r2, #32
 8005ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	e000      	b.n	8005eea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ee8:	2302      	movs	r3, #2
  }
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3720      	adds	r7, #32
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b084      	sub	sp, #16
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	4613      	mov	r3, r2
 8005efe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b20      	cmp	r3, #32
 8005f0a:	d112      	bne.n	8005f32 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <HAL_UART_Receive_IT+0x26>
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e00b      	b.n	8005f34 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005f22:	88fb      	ldrh	r3, [r7, #6]
 8005f24:	461a      	mov	r2, r3
 8005f26:	68b9      	ldr	r1, [r7, #8]
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 fb12 	bl	8006552 <UART_Start_Receive_IT>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	e000      	b.n	8005f34 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005f32:	2302      	movs	r3, #2
  }
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b0ba      	sub	sp, #232	@ 0xe8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005f62:	2300      	movs	r3, #0
 8005f64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10f      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f86:	f003 0320 	and.w	r3, r3, #32
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x66>
 8005f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f92:	f003 0320 	and.w	r3, r3, #32
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fbf2 	bl	8006784 <UART_Receive_IT>
      return;
 8005fa0:	e25b      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005fa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 80de 	beq.w	8006168 <HAL_UART_IRQHandler+0x22c>
 8005fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 80d1 	beq.w	8006168 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00b      	beq.n	8005fea <HAL_UART_IRQHandler+0xae>
 8005fd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe2:	f043 0201 	orr.w	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fee:	f003 0304 	and.w	r3, r3, #4
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00b      	beq.n	800600e <HAL_UART_IRQHandler+0xd2>
 8005ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006006:	f043 0202 	orr.w	r2, r3, #2
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800600e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00b      	beq.n	8006032 <HAL_UART_IRQHandler+0xf6>
 800601a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d005      	beq.n	8006032 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602a:	f043 0204 	orr.w	r2, r3, #4
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006036:	f003 0308 	and.w	r3, r3, #8
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <HAL_UART_IRQHandler+0x126>
 800603e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006042:	f003 0320 	and.w	r3, r3, #32
 8006046:	2b00      	cmp	r3, #0
 8006048:	d105      	bne.n	8006056 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800604a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605a:	f043 0208 	orr.w	r2, r3, #8
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 81f2 	beq.w	8006450 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800606c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	d008      	beq.n	800608a <HAL_UART_IRQHandler+0x14e>
 8006078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800607c:	f003 0320 	and.w	r3, r3, #32
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fb7d 	bl	8006784 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	bf0c      	ite	eq
 8006098:	2301      	moveq	r3, #1
 800609a:	2300      	movne	r3, #0
 800609c:	b2db      	uxtb	r3, r3
 800609e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d103      	bne.n	80060b6 <HAL_UART_IRQHandler+0x17a>
 80060ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d04f      	beq.n	8006156 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 fa85 	bl	80065c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c6:	2b40      	cmp	r3, #64	@ 0x40
 80060c8:	d141      	bne.n	800614e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3314      	adds	r3, #20
 80060d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80060d8:	e853 3f00 	ldrex	r3, [r3]
 80060dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80060e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3314      	adds	r3, #20
 80060f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80060f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80060fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006102:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006106:	e841 2300 	strex	r3, r2, [r1]
 800610a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800610e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1d9      	bne.n	80060ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d013      	beq.n	8006146 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006122:	4a7e      	ldr	r2, [pc, #504]	@ (800631c <HAL_UART_IRQHandler+0x3e0>)
 8006124:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612a:	4618      	mov	r0, r3
 800612c:	f7fd f8ae 	bl	800328c <HAL_DMA_Abort_IT>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d016      	beq.n	8006164 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800613a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006140:	4610      	mov	r0, r2
 8006142:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006144:	e00e      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f994 	bl	8006474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800614c:	e00a      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f990 	bl	8006474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006154:	e006      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f98c 	bl	8006474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006162:	e175      	b.n	8006450 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006164:	bf00      	nop
    return;
 8006166:	e173      	b.n	8006450 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800616c:	2b01      	cmp	r3, #1
 800616e:	f040 814f 	bne.w	8006410 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006176:	f003 0310 	and.w	r3, r3, #16
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 8148 	beq.w	8006410 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006184:	f003 0310 	and.w	r3, r3, #16
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 8141 	beq.w	8006410 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800618e:	2300      	movs	r3, #0
 8006190:	60bb      	str	r3, [r7, #8]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	60bb      	str	r3, [r7, #8]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	60bb      	str	r3, [r7, #8]
 80061a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ae:	2b40      	cmp	r3, #64	@ 0x40
 80061b0:	f040 80b6 	bne.w	8006320 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 8145 	beq.w	8006454 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061d2:	429a      	cmp	r2, r3
 80061d4:	f080 813e 	bcs.w	8006454 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ea:	f000 8088 	beq.w	80062fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	330c      	adds	r3, #12
 80061f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800620c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800621a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800621e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1d9      	bne.n	80061ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3314      	adds	r3, #20
 8006240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006244:	e853 3f00 	ldrex	r3, [r3]
 8006248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800624a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800624c:	f023 0301 	bic.w	r3, r3, #1
 8006250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	3314      	adds	r3, #20
 800625a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800625e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800626a:	e841 2300 	strex	r3, r2, [r1]
 800626e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1e1      	bne.n	800623a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3314      	adds	r3, #20
 800627c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006280:	e853 3f00 	ldrex	r3, [r3]
 8006284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800628c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3314      	adds	r3, #20
 8006296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800629a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800629c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e3      	bne.n	8006276 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	330c      	adds	r3, #12
 80062c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062c6:	e853 3f00 	ldrex	r3, [r3]
 80062ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062ce:	f023 0310 	bic.w	r3, r3, #16
 80062d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	330c      	adds	r3, #12
 80062dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80062e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80062e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062e8:	e841 2300 	strex	r3, r2, [r1]
 80062ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1e3      	bne.n	80062bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7fc ff57 	bl	80031ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2202      	movs	r2, #2
 8006302:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800630c:	b29b      	uxth	r3, r3
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	b29b      	uxth	r3, r3
 8006312:	4619      	mov	r1, r3
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f8b7 	bl	8006488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800631a:	e09b      	b.n	8006454 <HAL_UART_IRQHandler+0x518>
 800631c:	0800668d 	.word	0x0800668d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006328:	b29b      	uxth	r3, r3
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006334:	b29b      	uxth	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 808e 	beq.w	8006458 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800633c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8089 	beq.w	8006458 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	330c      	adds	r3, #12
 800634c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800635c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	330c      	adds	r3, #12
 8006366:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800636a:	647a      	str	r2, [r7, #68]	@ 0x44
 800636c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006370:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1e3      	bne.n	8006346 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3314      	adds	r3, #20
 8006384:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	e853 3f00 	ldrex	r3, [r3]
 800638c:	623b      	str	r3, [r7, #32]
   return(result);
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	f023 0301 	bic.w	r3, r3, #1
 8006394:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80063a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063aa:	e841 2300 	strex	r3, r2, [r1]
 80063ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1e3      	bne.n	800637e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	330c      	adds	r3, #12
 80063ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0310 	bic.w	r3, r3, #16
 80063da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	330c      	adds	r3, #12
 80063e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80063e8:	61fa      	str	r2, [r7, #28]
 80063ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	e841 2300 	strex	r3, r2, [r1]
 80063f4:	617b      	str	r3, [r7, #20]
   return(result);
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e3      	bne.n	80063c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006402:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f83d 	bl	8006488 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800640e:	e023      	b.n	8006458 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006418:	2b00      	cmp	r3, #0
 800641a:	d009      	beq.n	8006430 <HAL_UART_IRQHandler+0x4f4>
 800641c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006424:	2b00      	cmp	r3, #0
 8006426:	d003      	beq.n	8006430 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 f943 	bl	80066b4 <UART_Transmit_IT>
    return;
 800642e:	e014      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00e      	beq.n	800645a <HAL_UART_IRQHandler+0x51e>
 800643c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f983 	bl	8006754 <UART_EndTransmit_IT>
    return;
 800644e:	e004      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
    return;
 8006450:	bf00      	nop
 8006452:	e002      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
      return;
 8006454:	bf00      	nop
 8006456:	e000      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
      return;
 8006458:	bf00      	nop
  }
}
 800645a:	37e8      	adds	r7, #232	@ 0xe8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	460b      	mov	r3, r1
 8006492:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	603b      	str	r3, [r7, #0]
 80064ac:	4613      	mov	r3, r2
 80064ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b0:	e03b      	b.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064b2:	6a3b      	ldr	r3, [r7, #32]
 80064b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b8:	d037      	beq.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ba:	f7fb ff13 	bl	80022e4 <HAL_GetTick>
 80064be:	4602      	mov	r2, r0
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	1ad3      	subs	r3, r2, r3
 80064c4:	6a3a      	ldr	r2, [r7, #32]
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d302      	bcc.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80064ca:	6a3b      	ldr	r3, [r7, #32]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e03a      	b.n	800654a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	f003 0304 	and.w	r3, r3, #4
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d023      	beq.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2b80      	cmp	r3, #128	@ 0x80
 80064e6:	d020      	beq.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	2b40      	cmp	r3, #64	@ 0x40
 80064ec:	d01d      	beq.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0308 	and.w	r3, r3, #8
 80064f8:	2b08      	cmp	r3, #8
 80064fa:	d116      	bne.n	800652a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80064fc:	2300      	movs	r3, #0
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	617b      	str	r3, [r7, #20]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 f857 	bl	80065c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2208      	movs	r2, #8
 800651c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e00f      	b.n	800654a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	4013      	ands	r3, r2
 8006534:	68ba      	ldr	r2, [r7, #8]
 8006536:	429a      	cmp	r2, r3
 8006538:	bf0c      	ite	eq
 800653a:	2301      	moveq	r3, #1
 800653c:	2300      	movne	r3, #0
 800653e:	b2db      	uxtb	r3, r3
 8006540:	461a      	mov	r2, r3
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	429a      	cmp	r2, r3
 8006546:	d0b4      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3718      	adds	r7, #24
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006552:	b480      	push	{r7}
 8006554:	b085      	sub	sp, #20
 8006556:	af00      	add	r7, sp, #0
 8006558:	60f8      	str	r0, [r7, #12]
 800655a:	60b9      	str	r1, [r7, #8]
 800655c:	4613      	mov	r3, r2
 800655e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	88fa      	ldrh	r2, [r7, #6]
 800656a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	88fa      	ldrh	r2, [r7, #6]
 8006570:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2222      	movs	r2, #34	@ 0x22
 800657c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d007      	beq.n	8006598 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68da      	ldr	r2, [r3, #12]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006596:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695a      	ldr	r2, [r3, #20]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f042 0201 	orr.w	r2, r2, #1
 80065a6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0220 	orr.w	r2, r2, #32
 80065b6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b095      	sub	sp, #84	@ 0x54
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	330c      	adds	r3, #12
 80065d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	330c      	adds	r3, #12
 80065ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80065f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e5      	bne.n	80065ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3314      	adds	r3, #20
 8006608:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	6a3b      	ldr	r3, [r7, #32]
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	61fb      	str	r3, [r7, #28]
   return(result);
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	f023 0301 	bic.w	r3, r3, #1
 8006618:	64bb      	str	r3, [r7, #72]	@ 0x48
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3314      	adds	r3, #20
 8006620:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006622:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006624:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006626:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800662a:	e841 2300 	strex	r3, r2, [r1]
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1e5      	bne.n	8006602 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663a:	2b01      	cmp	r3, #1
 800663c:	d119      	bne.n	8006672 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	330c      	adds	r3, #12
 8006644:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	60bb      	str	r3, [r7, #8]
   return(result);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f023 0310 	bic.w	r3, r3, #16
 8006654:	647b      	str	r3, [r7, #68]	@ 0x44
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	330c      	adds	r3, #12
 800665c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800665e:	61ba      	str	r2, [r7, #24]
 8006660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6979      	ldr	r1, [r7, #20]
 8006664:	69ba      	ldr	r2, [r7, #24]
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	613b      	str	r3, [r7, #16]
   return(result);
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e5      	bne.n	800663e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006680:	bf00      	nop
 8006682:	3754      	adds	r7, #84	@ 0x54
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006698:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f7ff fee4 	bl	8006474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ac:	bf00      	nop
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b21      	cmp	r3, #33	@ 0x21
 80066c6:	d13e      	bne.n	8006746 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d0:	d114      	bne.n	80066fc <UART_Transmit_IT+0x48>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d110      	bne.n	80066fc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	881b      	ldrh	r3, [r3, #0]
 80066e4:	461a      	mov	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	1c9a      	adds	r2, r3, #2
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	621a      	str	r2, [r3, #32]
 80066fa:	e008      	b.n	800670e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a1b      	ldr	r3, [r3, #32]
 8006700:	1c59      	adds	r1, r3, #1
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	6211      	str	r1, [r2, #32]
 8006706:	781a      	ldrb	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29b      	uxth	r3, r3
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4619      	mov	r1, r3
 800671c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10f      	bne.n	8006742 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006730:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006740:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006742:	2300      	movs	r3, #0
 8006744:	e000      	b.n	8006748 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006746:	2302      	movs	r3, #2
  }
}
 8006748:	4618      	mov	r0, r3
 800674a:	3714      	adds	r7, #20
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b082      	sub	sp, #8
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68da      	ldr	r2, [r3, #12]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800676a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2220      	movs	r2, #32
 8006770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f7ff fe73 	bl	8006460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3708      	adds	r7, #8
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b08c      	sub	sp, #48	@ 0x30
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006792:	b2db      	uxtb	r3, r3
 8006794:	2b22      	cmp	r3, #34	@ 0x22
 8006796:	f040 80ae 	bne.w	80068f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067a2:	d117      	bne.n	80067d4 <UART_Receive_IT+0x50>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d113      	bne.n	80067d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067ac:	2300      	movs	r3, #0
 80067ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067cc:	1c9a      	adds	r2, r3, #2
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80067d2:	e026      	b.n	8006822 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80067da:	2300      	movs	r3, #0
 80067dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e6:	d007      	beq.n	80067f8 <UART_Receive_IT+0x74>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10a      	bne.n	8006806 <UART_Receive_IT+0x82>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d106      	bne.n	8006806 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	b2da      	uxtb	r2, r3
 8006800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	e008      	b.n	8006818 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006812:	b2da      	uxtb	r2, r3
 8006814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006816:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006826:	b29b      	uxth	r3, r3
 8006828:	3b01      	subs	r3, #1
 800682a:	b29b      	uxth	r3, r3
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	4619      	mov	r1, r3
 8006830:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006832:	2b00      	cmp	r3, #0
 8006834:	d15d      	bne.n	80068f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 0220 	bic.w	r2, r2, #32
 8006844:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006854:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	695a      	ldr	r2, [r3, #20]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0201 	bic.w	r2, r2, #1
 8006864:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2220      	movs	r2, #32
 800686a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006878:	2b01      	cmp	r3, #1
 800687a:	d135      	bne.n	80068e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	330c      	adds	r3, #12
 8006888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	613b      	str	r3, [r7, #16]
   return(result);
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	f023 0310 	bic.w	r3, r3, #16
 8006898:	627b      	str	r3, [r7, #36]	@ 0x24
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	330c      	adds	r3, #12
 80068a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a2:	623a      	str	r2, [r7, #32]
 80068a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	69f9      	ldr	r1, [r7, #28]
 80068a8:	6a3a      	ldr	r2, [r7, #32]
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e5      	bne.n	8006882 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0310 	and.w	r3, r3, #16
 80068c0:	2b10      	cmp	r3, #16
 80068c2:	d10a      	bne.n	80068da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068c4:	2300      	movs	r3, #0
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	60fb      	str	r3, [r7, #12]
 80068d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80068de:	4619      	mov	r1, r3
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7ff fdd1 	bl	8006488 <HAL_UARTEx_RxEventCallback>
 80068e6:	e002      	b.n	80068ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f7fa ffe1 	bl	80018b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068ee:	2300      	movs	r3, #0
 80068f0:	e002      	b.n	80068f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	e000      	b.n	80068f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80068f6:	2302      	movs	r3, #2
  }
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3730      	adds	r7, #48	@ 0x30
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006904:	b0c0      	sub	sp, #256	@ 0x100
 8006906:	af00      	add	r7, sp, #0
 8006908:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800690c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800691c:	68d9      	ldr	r1, [r3, #12]
 800691e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	ea40 0301 	orr.w	r3, r0, r1
 8006928:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800692a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800692e:	689a      	ldr	r2, [r3, #8]
 8006930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	431a      	orrs	r2, r3
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	431a      	orrs	r2, r3
 8006940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006944:	69db      	ldr	r3, [r3, #28]
 8006946:	4313      	orrs	r3, r2
 8006948:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800694c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006958:	f021 010c 	bic.w	r1, r1, #12
 800695c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006966:	430b      	orrs	r3, r1
 8006968:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800696a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800697a:	6999      	ldr	r1, [r3, #24]
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	ea40 0301 	orr.w	r3, r0, r1
 8006986:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	4b8f      	ldr	r3, [pc, #572]	@ (8006bcc <UART_SetConfig+0x2cc>)
 8006990:	429a      	cmp	r2, r3
 8006992:	d005      	beq.n	80069a0 <UART_SetConfig+0xa0>
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	4b8d      	ldr	r3, [pc, #564]	@ (8006bd0 <UART_SetConfig+0x2d0>)
 800699c:	429a      	cmp	r2, r3
 800699e:	d104      	bne.n	80069aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069a0:	f7fe f9d8 	bl	8004d54 <HAL_RCC_GetPCLK2Freq>
 80069a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80069a8:	e003      	b.n	80069b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069aa:	f7fe f9bf 	bl	8004d2c <HAL_RCC_GetPCLK1Freq>
 80069ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069bc:	f040 810c 	bne.w	8006bd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069c4:	2200      	movs	r2, #0
 80069c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80069ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80069ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80069d2:	4622      	mov	r2, r4
 80069d4:	462b      	mov	r3, r5
 80069d6:	1891      	adds	r1, r2, r2
 80069d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80069da:	415b      	adcs	r3, r3
 80069dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80069e2:	4621      	mov	r1, r4
 80069e4:	eb12 0801 	adds.w	r8, r2, r1
 80069e8:	4629      	mov	r1, r5
 80069ea:	eb43 0901 	adc.w	r9, r3, r1
 80069ee:	f04f 0200 	mov.w	r2, #0
 80069f2:	f04f 0300 	mov.w	r3, #0
 80069f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a02:	4690      	mov	r8, r2
 8006a04:	4699      	mov	r9, r3
 8006a06:	4623      	mov	r3, r4
 8006a08:	eb18 0303 	adds.w	r3, r8, r3
 8006a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a10:	462b      	mov	r3, r5
 8006a12:	eb49 0303 	adc.w	r3, r9, r3
 8006a16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a26:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a2e:	460b      	mov	r3, r1
 8006a30:	18db      	adds	r3, r3, r3
 8006a32:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a34:	4613      	mov	r3, r2
 8006a36:	eb42 0303 	adc.w	r3, r2, r3
 8006a3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006a40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006a44:	f7fa f8b8 	bl	8000bb8 <__aeabi_uldivmod>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4b61      	ldr	r3, [pc, #388]	@ (8006bd4 <UART_SetConfig+0x2d4>)
 8006a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8006a52:	095b      	lsrs	r3, r3, #5
 8006a54:	011c      	lsls	r4, r3, #4
 8006a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a60:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006a64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006a68:	4642      	mov	r2, r8
 8006a6a:	464b      	mov	r3, r9
 8006a6c:	1891      	adds	r1, r2, r2
 8006a6e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a70:	415b      	adcs	r3, r3
 8006a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006a78:	4641      	mov	r1, r8
 8006a7a:	eb12 0a01 	adds.w	sl, r2, r1
 8006a7e:	4649      	mov	r1, r9
 8006a80:	eb43 0b01 	adc.w	fp, r3, r1
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	f04f 0300 	mov.w	r3, #0
 8006a8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a98:	4692      	mov	sl, r2
 8006a9a:	469b      	mov	fp, r3
 8006a9c:	4643      	mov	r3, r8
 8006a9e:	eb1a 0303 	adds.w	r3, sl, r3
 8006aa2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	eb4b 0303 	adc.w	r3, fp, r3
 8006aac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006abc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006ac0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	18db      	adds	r3, r3, r3
 8006ac8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aca:	4613      	mov	r3, r2
 8006acc:	eb42 0303 	adc.w	r3, r2, r3
 8006ad0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ad2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ad6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006ada:	f7fa f86d 	bl	8000bb8 <__aeabi_uldivmod>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	4b3b      	ldr	r3, [pc, #236]	@ (8006bd4 <UART_SetConfig+0x2d4>)
 8006ae6:	fba3 2301 	umull	r2, r3, r3, r1
 8006aea:	095b      	lsrs	r3, r3, #5
 8006aec:	2264      	movs	r2, #100	@ 0x64
 8006aee:	fb02 f303 	mul.w	r3, r2, r3
 8006af2:	1acb      	subs	r3, r1, r3
 8006af4:	00db      	lsls	r3, r3, #3
 8006af6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006afa:	4b36      	ldr	r3, [pc, #216]	@ (8006bd4 <UART_SetConfig+0x2d4>)
 8006afc:	fba3 2302 	umull	r2, r3, r3, r2
 8006b00:	095b      	lsrs	r3, r3, #5
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b08:	441c      	add	r4, r3
 8006b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	464b      	mov	r3, r9
 8006b20:	1891      	adds	r1, r2, r2
 8006b22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b24:	415b      	adcs	r3, r3
 8006b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	1851      	adds	r1, r2, r1
 8006b30:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b32:	4649      	mov	r1, r9
 8006b34:	414b      	adcs	r3, r1
 8006b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b38:	f04f 0200 	mov.w	r2, #0
 8006b3c:	f04f 0300 	mov.w	r3, #0
 8006b40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006b44:	4659      	mov	r1, fp
 8006b46:	00cb      	lsls	r3, r1, #3
 8006b48:	4651      	mov	r1, sl
 8006b4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b4e:	4651      	mov	r1, sl
 8006b50:	00ca      	lsls	r2, r1, #3
 8006b52:	4610      	mov	r0, r2
 8006b54:	4619      	mov	r1, r3
 8006b56:	4603      	mov	r3, r0
 8006b58:	4642      	mov	r2, r8
 8006b5a:	189b      	adds	r3, r3, r2
 8006b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b60:	464b      	mov	r3, r9
 8006b62:	460a      	mov	r2, r1
 8006b64:	eb42 0303 	adc.w	r3, r2, r3
 8006b68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006b7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b80:	460b      	mov	r3, r1
 8006b82:	18db      	adds	r3, r3, r3
 8006b84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b86:	4613      	mov	r3, r2
 8006b88:	eb42 0303 	adc.w	r3, r2, r3
 8006b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006b96:	f7fa f80f 	bl	8000bb8 <__aeabi_uldivmod>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd4 <UART_SetConfig+0x2d4>)
 8006ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba4:	095b      	lsrs	r3, r3, #5
 8006ba6:	2164      	movs	r1, #100	@ 0x64
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	3332      	adds	r3, #50	@ 0x32
 8006bb2:	4a08      	ldr	r2, [pc, #32]	@ (8006bd4 <UART_SetConfig+0x2d4>)
 8006bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	f003 0207 	and.w	r2, r3, #7
 8006bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4422      	add	r2, r4
 8006bc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bc8:	e106      	b.n	8006dd8 <UART_SetConfig+0x4d8>
 8006bca:	bf00      	nop
 8006bcc:	40011000 	.word	0x40011000
 8006bd0:	40011400 	.word	0x40011400
 8006bd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006be2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006be6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006bea:	4642      	mov	r2, r8
 8006bec:	464b      	mov	r3, r9
 8006bee:	1891      	adds	r1, r2, r2
 8006bf0:	6239      	str	r1, [r7, #32]
 8006bf2:	415b      	adcs	r3, r3
 8006bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bfa:	4641      	mov	r1, r8
 8006bfc:	1854      	adds	r4, r2, r1
 8006bfe:	4649      	mov	r1, r9
 8006c00:	eb43 0501 	adc.w	r5, r3, r1
 8006c04:	f04f 0200 	mov.w	r2, #0
 8006c08:	f04f 0300 	mov.w	r3, #0
 8006c0c:	00eb      	lsls	r3, r5, #3
 8006c0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c12:	00e2      	lsls	r2, r4, #3
 8006c14:	4614      	mov	r4, r2
 8006c16:	461d      	mov	r5, r3
 8006c18:	4643      	mov	r3, r8
 8006c1a:	18e3      	adds	r3, r4, r3
 8006c1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c20:	464b      	mov	r3, r9
 8006c22:	eb45 0303 	adc.w	r3, r5, r3
 8006c26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c3a:	f04f 0200 	mov.w	r2, #0
 8006c3e:	f04f 0300 	mov.w	r3, #0
 8006c42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006c46:	4629      	mov	r1, r5
 8006c48:	008b      	lsls	r3, r1, #2
 8006c4a:	4621      	mov	r1, r4
 8006c4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c50:	4621      	mov	r1, r4
 8006c52:	008a      	lsls	r2, r1, #2
 8006c54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006c58:	f7f9 ffae 	bl	8000bb8 <__aeabi_uldivmod>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4b60      	ldr	r3, [pc, #384]	@ (8006de4 <UART_SetConfig+0x4e4>)
 8006c62:	fba3 2302 	umull	r2, r3, r3, r2
 8006c66:	095b      	lsrs	r3, r3, #5
 8006c68:	011c      	lsls	r4, r3, #4
 8006c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	464b      	mov	r3, r9
 8006c80:	1891      	adds	r1, r2, r2
 8006c82:	61b9      	str	r1, [r7, #24]
 8006c84:	415b      	adcs	r3, r3
 8006c86:	61fb      	str	r3, [r7, #28]
 8006c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c8c:	4641      	mov	r1, r8
 8006c8e:	1851      	adds	r1, r2, r1
 8006c90:	6139      	str	r1, [r7, #16]
 8006c92:	4649      	mov	r1, r9
 8006c94:	414b      	adcs	r3, r1
 8006c96:	617b      	str	r3, [r7, #20]
 8006c98:	f04f 0200 	mov.w	r2, #0
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ca4:	4659      	mov	r1, fp
 8006ca6:	00cb      	lsls	r3, r1, #3
 8006ca8:	4651      	mov	r1, sl
 8006caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cae:	4651      	mov	r1, sl
 8006cb0:	00ca      	lsls	r2, r1, #3
 8006cb2:	4610      	mov	r0, r2
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4642      	mov	r2, r8
 8006cba:	189b      	adds	r3, r3, r2
 8006cbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006cc0:	464b      	mov	r3, r9
 8006cc2:	460a      	mov	r2, r1
 8006cc4:	eb42 0303 	adc.w	r3, r2, r3
 8006cc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006cd8:	f04f 0200 	mov.w	r2, #0
 8006cdc:	f04f 0300 	mov.w	r3, #0
 8006ce0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	008b      	lsls	r3, r1, #2
 8006ce8:	4641      	mov	r1, r8
 8006cea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cee:	4641      	mov	r1, r8
 8006cf0:	008a      	lsls	r2, r1, #2
 8006cf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006cf6:	f7f9 ff5f 	bl	8000bb8 <__aeabi_uldivmod>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	4611      	mov	r1, r2
 8006d00:	4b38      	ldr	r3, [pc, #224]	@ (8006de4 <UART_SetConfig+0x4e4>)
 8006d02:	fba3 2301 	umull	r2, r3, r3, r1
 8006d06:	095b      	lsrs	r3, r3, #5
 8006d08:	2264      	movs	r2, #100	@ 0x64
 8006d0a:	fb02 f303 	mul.w	r3, r2, r3
 8006d0e:	1acb      	subs	r3, r1, r3
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	3332      	adds	r3, #50	@ 0x32
 8006d14:	4a33      	ldr	r2, [pc, #204]	@ (8006de4 <UART_SetConfig+0x4e4>)
 8006d16:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1a:	095b      	lsrs	r3, r3, #5
 8006d1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d20:	441c      	add	r4, r3
 8006d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d26:	2200      	movs	r2, #0
 8006d28:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d30:	4642      	mov	r2, r8
 8006d32:	464b      	mov	r3, r9
 8006d34:	1891      	adds	r1, r2, r2
 8006d36:	60b9      	str	r1, [r7, #8]
 8006d38:	415b      	adcs	r3, r3
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d40:	4641      	mov	r1, r8
 8006d42:	1851      	adds	r1, r2, r1
 8006d44:	6039      	str	r1, [r7, #0]
 8006d46:	4649      	mov	r1, r9
 8006d48:	414b      	adcs	r3, r1
 8006d4a:	607b      	str	r3, [r7, #4]
 8006d4c:	f04f 0200 	mov.w	r2, #0
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d58:	4659      	mov	r1, fp
 8006d5a:	00cb      	lsls	r3, r1, #3
 8006d5c:	4651      	mov	r1, sl
 8006d5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d62:	4651      	mov	r1, sl
 8006d64:	00ca      	lsls	r2, r1, #3
 8006d66:	4610      	mov	r0, r2
 8006d68:	4619      	mov	r1, r3
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	4642      	mov	r2, r8
 8006d6e:	189b      	adds	r3, r3, r2
 8006d70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d72:	464b      	mov	r3, r9
 8006d74:	460a      	mov	r2, r1
 8006d76:	eb42 0303 	adc.w	r3, r2, r3
 8006d7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d86:	667a      	str	r2, [r7, #100]	@ 0x64
 8006d88:	f04f 0200 	mov.w	r2, #0
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006d94:	4649      	mov	r1, r9
 8006d96:	008b      	lsls	r3, r1, #2
 8006d98:	4641      	mov	r1, r8
 8006d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d9e:	4641      	mov	r1, r8
 8006da0:	008a      	lsls	r2, r1, #2
 8006da2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006da6:	f7f9 ff07 	bl	8000bb8 <__aeabi_uldivmod>
 8006daa:	4602      	mov	r2, r0
 8006dac:	460b      	mov	r3, r1
 8006dae:	4b0d      	ldr	r3, [pc, #52]	@ (8006de4 <UART_SetConfig+0x4e4>)
 8006db0:	fba3 1302 	umull	r1, r3, r3, r2
 8006db4:	095b      	lsrs	r3, r3, #5
 8006db6:	2164      	movs	r1, #100	@ 0x64
 8006db8:	fb01 f303 	mul.w	r3, r1, r3
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	3332      	adds	r3, #50	@ 0x32
 8006dc2:	4a08      	ldr	r2, [pc, #32]	@ (8006de4 <UART_SetConfig+0x4e4>)
 8006dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc8:	095b      	lsrs	r3, r3, #5
 8006dca:	f003 020f 	and.w	r2, r3, #15
 8006dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4422      	add	r2, r4
 8006dd6:	609a      	str	r2, [r3, #8]
}
 8006dd8:	bf00      	nop
 8006dda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006dde:	46bd      	mov	sp, r7
 8006de0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006de4:	51eb851f 	.word	0x51eb851f

08006de8 <__cvt>:
 8006de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006dec:	ec57 6b10 	vmov	r6, r7, d0
 8006df0:	2f00      	cmp	r7, #0
 8006df2:	460c      	mov	r4, r1
 8006df4:	4619      	mov	r1, r3
 8006df6:	463b      	mov	r3, r7
 8006df8:	bfbb      	ittet	lt
 8006dfa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006dfe:	461f      	movlt	r7, r3
 8006e00:	2300      	movge	r3, #0
 8006e02:	232d      	movlt	r3, #45	@ 0x2d
 8006e04:	700b      	strb	r3, [r1, #0]
 8006e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e0c:	4691      	mov	r9, r2
 8006e0e:	f023 0820 	bic.w	r8, r3, #32
 8006e12:	bfbc      	itt	lt
 8006e14:	4632      	movlt	r2, r6
 8006e16:	4616      	movlt	r6, r2
 8006e18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e1c:	d005      	beq.n	8006e2a <__cvt+0x42>
 8006e1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e22:	d100      	bne.n	8006e26 <__cvt+0x3e>
 8006e24:	3401      	adds	r4, #1
 8006e26:	2102      	movs	r1, #2
 8006e28:	e000      	b.n	8006e2c <__cvt+0x44>
 8006e2a:	2103      	movs	r1, #3
 8006e2c:	ab03      	add	r3, sp, #12
 8006e2e:	9301      	str	r3, [sp, #4]
 8006e30:	ab02      	add	r3, sp, #8
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	ec47 6b10 	vmov	d0, r6, r7
 8006e38:	4653      	mov	r3, sl
 8006e3a:	4622      	mov	r2, r4
 8006e3c:	f000 ff60 	bl	8007d00 <_dtoa_r>
 8006e40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e44:	4605      	mov	r5, r0
 8006e46:	d119      	bne.n	8006e7c <__cvt+0x94>
 8006e48:	f019 0f01 	tst.w	r9, #1
 8006e4c:	d00e      	beq.n	8006e6c <__cvt+0x84>
 8006e4e:	eb00 0904 	add.w	r9, r0, r4
 8006e52:	2200      	movs	r2, #0
 8006e54:	2300      	movs	r3, #0
 8006e56:	4630      	mov	r0, r6
 8006e58:	4639      	mov	r1, r7
 8006e5a:	f7f9 fe3d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e5e:	b108      	cbz	r0, 8006e64 <__cvt+0x7c>
 8006e60:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e64:	2230      	movs	r2, #48	@ 0x30
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	454b      	cmp	r3, r9
 8006e6a:	d31e      	bcc.n	8006eaa <__cvt+0xc2>
 8006e6c:	9b03      	ldr	r3, [sp, #12]
 8006e6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e70:	1b5b      	subs	r3, r3, r5
 8006e72:	4628      	mov	r0, r5
 8006e74:	6013      	str	r3, [r2, #0]
 8006e76:	b004      	add	sp, #16
 8006e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e80:	eb00 0904 	add.w	r9, r0, r4
 8006e84:	d1e5      	bne.n	8006e52 <__cvt+0x6a>
 8006e86:	7803      	ldrb	r3, [r0, #0]
 8006e88:	2b30      	cmp	r3, #48	@ 0x30
 8006e8a:	d10a      	bne.n	8006ea2 <__cvt+0xba>
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	2300      	movs	r3, #0
 8006e90:	4630      	mov	r0, r6
 8006e92:	4639      	mov	r1, r7
 8006e94:	f7f9 fe20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e98:	b918      	cbnz	r0, 8006ea2 <__cvt+0xba>
 8006e9a:	f1c4 0401 	rsb	r4, r4, #1
 8006e9e:	f8ca 4000 	str.w	r4, [sl]
 8006ea2:	f8da 3000 	ldr.w	r3, [sl]
 8006ea6:	4499      	add	r9, r3
 8006ea8:	e7d3      	b.n	8006e52 <__cvt+0x6a>
 8006eaa:	1c59      	adds	r1, r3, #1
 8006eac:	9103      	str	r1, [sp, #12]
 8006eae:	701a      	strb	r2, [r3, #0]
 8006eb0:	e7d9      	b.n	8006e66 <__cvt+0x7e>

08006eb2 <__exponent>:
 8006eb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eb4:	2900      	cmp	r1, #0
 8006eb6:	bfba      	itte	lt
 8006eb8:	4249      	neglt	r1, r1
 8006eba:	232d      	movlt	r3, #45	@ 0x2d
 8006ebc:	232b      	movge	r3, #43	@ 0x2b
 8006ebe:	2909      	cmp	r1, #9
 8006ec0:	7002      	strb	r2, [r0, #0]
 8006ec2:	7043      	strb	r3, [r0, #1]
 8006ec4:	dd29      	ble.n	8006f1a <__exponent+0x68>
 8006ec6:	f10d 0307 	add.w	r3, sp, #7
 8006eca:	461d      	mov	r5, r3
 8006ecc:	270a      	movs	r7, #10
 8006ece:	461a      	mov	r2, r3
 8006ed0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ed4:	fb07 1416 	mls	r4, r7, r6, r1
 8006ed8:	3430      	adds	r4, #48	@ 0x30
 8006eda:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ede:	460c      	mov	r4, r1
 8006ee0:	2c63      	cmp	r4, #99	@ 0x63
 8006ee2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	dcf1      	bgt.n	8006ece <__exponent+0x1c>
 8006eea:	3130      	adds	r1, #48	@ 0x30
 8006eec:	1e94      	subs	r4, r2, #2
 8006eee:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ef2:	1c41      	adds	r1, r0, #1
 8006ef4:	4623      	mov	r3, r4
 8006ef6:	42ab      	cmp	r3, r5
 8006ef8:	d30a      	bcc.n	8006f10 <__exponent+0x5e>
 8006efa:	f10d 0309 	add.w	r3, sp, #9
 8006efe:	1a9b      	subs	r3, r3, r2
 8006f00:	42ac      	cmp	r4, r5
 8006f02:	bf88      	it	hi
 8006f04:	2300      	movhi	r3, #0
 8006f06:	3302      	adds	r3, #2
 8006f08:	4403      	add	r3, r0
 8006f0a:	1a18      	subs	r0, r3, r0
 8006f0c:	b003      	add	sp, #12
 8006f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f10:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f14:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f18:	e7ed      	b.n	8006ef6 <__exponent+0x44>
 8006f1a:	2330      	movs	r3, #48	@ 0x30
 8006f1c:	3130      	adds	r1, #48	@ 0x30
 8006f1e:	7083      	strb	r3, [r0, #2]
 8006f20:	70c1      	strb	r1, [r0, #3]
 8006f22:	1d03      	adds	r3, r0, #4
 8006f24:	e7f1      	b.n	8006f0a <__exponent+0x58>
	...

08006f28 <_printf_float>:
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	b08d      	sub	sp, #52	@ 0x34
 8006f2e:	460c      	mov	r4, r1
 8006f30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f34:	4616      	mov	r6, r2
 8006f36:	461f      	mov	r7, r3
 8006f38:	4605      	mov	r5, r0
 8006f3a:	f000 fddf 	bl	8007afc <_localeconv_r>
 8006f3e:	6803      	ldr	r3, [r0, #0]
 8006f40:	9304      	str	r3, [sp, #16]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7f9 f99c 	bl	8000280 <strlen>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8006f50:	9005      	str	r0, [sp, #20]
 8006f52:	3307      	adds	r3, #7
 8006f54:	f023 0307 	bic.w	r3, r3, #7
 8006f58:	f103 0208 	add.w	r2, r3, #8
 8006f5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f60:	f8d4 b000 	ldr.w	fp, [r4]
 8006f64:	f8c8 2000 	str.w	r2, [r8]
 8006f68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f70:	9307      	str	r3, [sp, #28]
 8006f72:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f7e:	4b9c      	ldr	r3, [pc, #624]	@ (80071f0 <_printf_float+0x2c8>)
 8006f80:	f04f 32ff 	mov.w	r2, #4294967295
 8006f84:	f7f9 fdda 	bl	8000b3c <__aeabi_dcmpun>
 8006f88:	bb70      	cbnz	r0, 8006fe8 <_printf_float+0xc0>
 8006f8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f8e:	4b98      	ldr	r3, [pc, #608]	@ (80071f0 <_printf_float+0x2c8>)
 8006f90:	f04f 32ff 	mov.w	r2, #4294967295
 8006f94:	f7f9 fdb4 	bl	8000b00 <__aeabi_dcmple>
 8006f98:	bb30      	cbnz	r0, 8006fe8 <_printf_float+0xc0>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	4640      	mov	r0, r8
 8006fa0:	4649      	mov	r1, r9
 8006fa2:	f7f9 fda3 	bl	8000aec <__aeabi_dcmplt>
 8006fa6:	b110      	cbz	r0, 8006fae <_printf_float+0x86>
 8006fa8:	232d      	movs	r3, #45	@ 0x2d
 8006faa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fae:	4a91      	ldr	r2, [pc, #580]	@ (80071f4 <_printf_float+0x2cc>)
 8006fb0:	4b91      	ldr	r3, [pc, #580]	@ (80071f8 <_printf_float+0x2d0>)
 8006fb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fb6:	bf94      	ite	ls
 8006fb8:	4690      	movls	r8, r2
 8006fba:	4698      	movhi	r8, r3
 8006fbc:	2303      	movs	r3, #3
 8006fbe:	6123      	str	r3, [r4, #16]
 8006fc0:	f02b 0304 	bic.w	r3, fp, #4
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	f04f 0900 	mov.w	r9, #0
 8006fca:	9700      	str	r7, [sp, #0]
 8006fcc:	4633      	mov	r3, r6
 8006fce:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	f000 f9d2 	bl	800737c <_printf_common>
 8006fd8:	3001      	adds	r0, #1
 8006fda:	f040 808d 	bne.w	80070f8 <_printf_float+0x1d0>
 8006fde:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe2:	b00d      	add	sp, #52	@ 0x34
 8006fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe8:	4642      	mov	r2, r8
 8006fea:	464b      	mov	r3, r9
 8006fec:	4640      	mov	r0, r8
 8006fee:	4649      	mov	r1, r9
 8006ff0:	f7f9 fda4 	bl	8000b3c <__aeabi_dcmpun>
 8006ff4:	b140      	cbz	r0, 8007008 <_printf_float+0xe0>
 8006ff6:	464b      	mov	r3, r9
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	bfbc      	itt	lt
 8006ffc:	232d      	movlt	r3, #45	@ 0x2d
 8006ffe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007002:	4a7e      	ldr	r2, [pc, #504]	@ (80071fc <_printf_float+0x2d4>)
 8007004:	4b7e      	ldr	r3, [pc, #504]	@ (8007200 <_printf_float+0x2d8>)
 8007006:	e7d4      	b.n	8006fb2 <_printf_float+0x8a>
 8007008:	6863      	ldr	r3, [r4, #4]
 800700a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800700e:	9206      	str	r2, [sp, #24]
 8007010:	1c5a      	adds	r2, r3, #1
 8007012:	d13b      	bne.n	800708c <_printf_float+0x164>
 8007014:	2306      	movs	r3, #6
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800701c:	2300      	movs	r3, #0
 800701e:	6022      	str	r2, [r4, #0]
 8007020:	9303      	str	r3, [sp, #12]
 8007022:	ab0a      	add	r3, sp, #40	@ 0x28
 8007024:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007028:	ab09      	add	r3, sp, #36	@ 0x24
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	6861      	ldr	r1, [r4, #4]
 800702e:	ec49 8b10 	vmov	d0, r8, r9
 8007032:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007036:	4628      	mov	r0, r5
 8007038:	f7ff fed6 	bl	8006de8 <__cvt>
 800703c:	9b06      	ldr	r3, [sp, #24]
 800703e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007040:	2b47      	cmp	r3, #71	@ 0x47
 8007042:	4680      	mov	r8, r0
 8007044:	d129      	bne.n	800709a <_printf_float+0x172>
 8007046:	1cc8      	adds	r0, r1, #3
 8007048:	db02      	blt.n	8007050 <_printf_float+0x128>
 800704a:	6863      	ldr	r3, [r4, #4]
 800704c:	4299      	cmp	r1, r3
 800704e:	dd41      	ble.n	80070d4 <_printf_float+0x1ac>
 8007050:	f1aa 0a02 	sub.w	sl, sl, #2
 8007054:	fa5f fa8a 	uxtb.w	sl, sl
 8007058:	3901      	subs	r1, #1
 800705a:	4652      	mov	r2, sl
 800705c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007060:	9109      	str	r1, [sp, #36]	@ 0x24
 8007062:	f7ff ff26 	bl	8006eb2 <__exponent>
 8007066:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007068:	1813      	adds	r3, r2, r0
 800706a:	2a01      	cmp	r2, #1
 800706c:	4681      	mov	r9, r0
 800706e:	6123      	str	r3, [r4, #16]
 8007070:	dc02      	bgt.n	8007078 <_printf_float+0x150>
 8007072:	6822      	ldr	r2, [r4, #0]
 8007074:	07d2      	lsls	r2, r2, #31
 8007076:	d501      	bpl.n	800707c <_printf_float+0x154>
 8007078:	3301      	adds	r3, #1
 800707a:	6123      	str	r3, [r4, #16]
 800707c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007080:	2b00      	cmp	r3, #0
 8007082:	d0a2      	beq.n	8006fca <_printf_float+0xa2>
 8007084:	232d      	movs	r3, #45	@ 0x2d
 8007086:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800708a:	e79e      	b.n	8006fca <_printf_float+0xa2>
 800708c:	9a06      	ldr	r2, [sp, #24]
 800708e:	2a47      	cmp	r2, #71	@ 0x47
 8007090:	d1c2      	bne.n	8007018 <_printf_float+0xf0>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1c0      	bne.n	8007018 <_printf_float+0xf0>
 8007096:	2301      	movs	r3, #1
 8007098:	e7bd      	b.n	8007016 <_printf_float+0xee>
 800709a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800709e:	d9db      	bls.n	8007058 <_printf_float+0x130>
 80070a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070a4:	d118      	bne.n	80070d8 <_printf_float+0x1b0>
 80070a6:	2900      	cmp	r1, #0
 80070a8:	6863      	ldr	r3, [r4, #4]
 80070aa:	dd0b      	ble.n	80070c4 <_printf_float+0x19c>
 80070ac:	6121      	str	r1, [r4, #16]
 80070ae:	b913      	cbnz	r3, 80070b6 <_printf_float+0x18e>
 80070b0:	6822      	ldr	r2, [r4, #0]
 80070b2:	07d0      	lsls	r0, r2, #31
 80070b4:	d502      	bpl.n	80070bc <_printf_float+0x194>
 80070b6:	3301      	adds	r3, #1
 80070b8:	440b      	add	r3, r1
 80070ba:	6123      	str	r3, [r4, #16]
 80070bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070be:	f04f 0900 	mov.w	r9, #0
 80070c2:	e7db      	b.n	800707c <_printf_float+0x154>
 80070c4:	b913      	cbnz	r3, 80070cc <_printf_float+0x1a4>
 80070c6:	6822      	ldr	r2, [r4, #0]
 80070c8:	07d2      	lsls	r2, r2, #31
 80070ca:	d501      	bpl.n	80070d0 <_printf_float+0x1a8>
 80070cc:	3302      	adds	r3, #2
 80070ce:	e7f4      	b.n	80070ba <_printf_float+0x192>
 80070d0:	2301      	movs	r3, #1
 80070d2:	e7f2      	b.n	80070ba <_printf_float+0x192>
 80070d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80070d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070da:	4299      	cmp	r1, r3
 80070dc:	db05      	blt.n	80070ea <_printf_float+0x1c2>
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	6121      	str	r1, [r4, #16]
 80070e2:	07d8      	lsls	r0, r3, #31
 80070e4:	d5ea      	bpl.n	80070bc <_printf_float+0x194>
 80070e6:	1c4b      	adds	r3, r1, #1
 80070e8:	e7e7      	b.n	80070ba <_printf_float+0x192>
 80070ea:	2900      	cmp	r1, #0
 80070ec:	bfd4      	ite	le
 80070ee:	f1c1 0202 	rsble	r2, r1, #2
 80070f2:	2201      	movgt	r2, #1
 80070f4:	4413      	add	r3, r2
 80070f6:	e7e0      	b.n	80070ba <_printf_float+0x192>
 80070f8:	6823      	ldr	r3, [r4, #0]
 80070fa:	055a      	lsls	r2, r3, #21
 80070fc:	d407      	bmi.n	800710e <_printf_float+0x1e6>
 80070fe:	6923      	ldr	r3, [r4, #16]
 8007100:	4642      	mov	r2, r8
 8007102:	4631      	mov	r1, r6
 8007104:	4628      	mov	r0, r5
 8007106:	47b8      	blx	r7
 8007108:	3001      	adds	r0, #1
 800710a:	d12b      	bne.n	8007164 <_printf_float+0x23c>
 800710c:	e767      	b.n	8006fde <_printf_float+0xb6>
 800710e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007112:	f240 80dd 	bls.w	80072d0 <_printf_float+0x3a8>
 8007116:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800711a:	2200      	movs	r2, #0
 800711c:	2300      	movs	r3, #0
 800711e:	f7f9 fcdb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007122:	2800      	cmp	r0, #0
 8007124:	d033      	beq.n	800718e <_printf_float+0x266>
 8007126:	4a37      	ldr	r2, [pc, #220]	@ (8007204 <_printf_float+0x2dc>)
 8007128:	2301      	movs	r3, #1
 800712a:	4631      	mov	r1, r6
 800712c:	4628      	mov	r0, r5
 800712e:	47b8      	blx	r7
 8007130:	3001      	adds	r0, #1
 8007132:	f43f af54 	beq.w	8006fde <_printf_float+0xb6>
 8007136:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800713a:	4543      	cmp	r3, r8
 800713c:	db02      	blt.n	8007144 <_printf_float+0x21c>
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	07d8      	lsls	r0, r3, #31
 8007142:	d50f      	bpl.n	8007164 <_printf_float+0x23c>
 8007144:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007148:	4631      	mov	r1, r6
 800714a:	4628      	mov	r0, r5
 800714c:	47b8      	blx	r7
 800714e:	3001      	adds	r0, #1
 8007150:	f43f af45 	beq.w	8006fde <_printf_float+0xb6>
 8007154:	f04f 0900 	mov.w	r9, #0
 8007158:	f108 38ff 	add.w	r8, r8, #4294967295
 800715c:	f104 0a1a 	add.w	sl, r4, #26
 8007160:	45c8      	cmp	r8, r9
 8007162:	dc09      	bgt.n	8007178 <_printf_float+0x250>
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	079b      	lsls	r3, r3, #30
 8007168:	f100 8103 	bmi.w	8007372 <_printf_float+0x44a>
 800716c:	68e0      	ldr	r0, [r4, #12]
 800716e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007170:	4298      	cmp	r0, r3
 8007172:	bfb8      	it	lt
 8007174:	4618      	movlt	r0, r3
 8007176:	e734      	b.n	8006fe2 <_printf_float+0xba>
 8007178:	2301      	movs	r3, #1
 800717a:	4652      	mov	r2, sl
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	47b8      	blx	r7
 8007182:	3001      	adds	r0, #1
 8007184:	f43f af2b 	beq.w	8006fde <_printf_float+0xb6>
 8007188:	f109 0901 	add.w	r9, r9, #1
 800718c:	e7e8      	b.n	8007160 <_printf_float+0x238>
 800718e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007190:	2b00      	cmp	r3, #0
 8007192:	dc39      	bgt.n	8007208 <_printf_float+0x2e0>
 8007194:	4a1b      	ldr	r2, [pc, #108]	@ (8007204 <_printf_float+0x2dc>)
 8007196:	2301      	movs	r3, #1
 8007198:	4631      	mov	r1, r6
 800719a:	4628      	mov	r0, r5
 800719c:	47b8      	blx	r7
 800719e:	3001      	adds	r0, #1
 80071a0:	f43f af1d 	beq.w	8006fde <_printf_float+0xb6>
 80071a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80071a8:	ea59 0303 	orrs.w	r3, r9, r3
 80071ac:	d102      	bne.n	80071b4 <_printf_float+0x28c>
 80071ae:	6823      	ldr	r3, [r4, #0]
 80071b0:	07d9      	lsls	r1, r3, #31
 80071b2:	d5d7      	bpl.n	8007164 <_printf_float+0x23c>
 80071b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071b8:	4631      	mov	r1, r6
 80071ba:	4628      	mov	r0, r5
 80071bc:	47b8      	blx	r7
 80071be:	3001      	adds	r0, #1
 80071c0:	f43f af0d 	beq.w	8006fde <_printf_float+0xb6>
 80071c4:	f04f 0a00 	mov.w	sl, #0
 80071c8:	f104 0b1a 	add.w	fp, r4, #26
 80071cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071ce:	425b      	negs	r3, r3
 80071d0:	4553      	cmp	r3, sl
 80071d2:	dc01      	bgt.n	80071d8 <_printf_float+0x2b0>
 80071d4:	464b      	mov	r3, r9
 80071d6:	e793      	b.n	8007100 <_printf_float+0x1d8>
 80071d8:	2301      	movs	r3, #1
 80071da:	465a      	mov	r2, fp
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	f43f aefb 	beq.w	8006fde <_printf_float+0xb6>
 80071e8:	f10a 0a01 	add.w	sl, sl, #1
 80071ec:	e7ee      	b.n	80071cc <_printf_float+0x2a4>
 80071ee:	bf00      	nop
 80071f0:	7fefffff 	.word	0x7fefffff
 80071f4:	08009c38 	.word	0x08009c38
 80071f8:	08009c3c 	.word	0x08009c3c
 80071fc:	08009c40 	.word	0x08009c40
 8007200:	08009c44 	.word	0x08009c44
 8007204:	08009c48 	.word	0x08009c48
 8007208:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800720a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800720e:	4553      	cmp	r3, sl
 8007210:	bfa8      	it	ge
 8007212:	4653      	movge	r3, sl
 8007214:	2b00      	cmp	r3, #0
 8007216:	4699      	mov	r9, r3
 8007218:	dc36      	bgt.n	8007288 <_printf_float+0x360>
 800721a:	f04f 0b00 	mov.w	fp, #0
 800721e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007222:	f104 021a 	add.w	r2, r4, #26
 8007226:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007228:	9306      	str	r3, [sp, #24]
 800722a:	eba3 0309 	sub.w	r3, r3, r9
 800722e:	455b      	cmp	r3, fp
 8007230:	dc31      	bgt.n	8007296 <_printf_float+0x36e>
 8007232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007234:	459a      	cmp	sl, r3
 8007236:	dc3a      	bgt.n	80072ae <_printf_float+0x386>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	07da      	lsls	r2, r3, #31
 800723c:	d437      	bmi.n	80072ae <_printf_float+0x386>
 800723e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007240:	ebaa 0903 	sub.w	r9, sl, r3
 8007244:	9b06      	ldr	r3, [sp, #24]
 8007246:	ebaa 0303 	sub.w	r3, sl, r3
 800724a:	4599      	cmp	r9, r3
 800724c:	bfa8      	it	ge
 800724e:	4699      	movge	r9, r3
 8007250:	f1b9 0f00 	cmp.w	r9, #0
 8007254:	dc33      	bgt.n	80072be <_printf_float+0x396>
 8007256:	f04f 0800 	mov.w	r8, #0
 800725a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800725e:	f104 0b1a 	add.w	fp, r4, #26
 8007262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007264:	ebaa 0303 	sub.w	r3, sl, r3
 8007268:	eba3 0309 	sub.w	r3, r3, r9
 800726c:	4543      	cmp	r3, r8
 800726e:	f77f af79 	ble.w	8007164 <_printf_float+0x23c>
 8007272:	2301      	movs	r3, #1
 8007274:	465a      	mov	r2, fp
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	f43f aeae 	beq.w	8006fde <_printf_float+0xb6>
 8007282:	f108 0801 	add.w	r8, r8, #1
 8007286:	e7ec      	b.n	8007262 <_printf_float+0x33a>
 8007288:	4642      	mov	r2, r8
 800728a:	4631      	mov	r1, r6
 800728c:	4628      	mov	r0, r5
 800728e:	47b8      	blx	r7
 8007290:	3001      	adds	r0, #1
 8007292:	d1c2      	bne.n	800721a <_printf_float+0x2f2>
 8007294:	e6a3      	b.n	8006fde <_printf_float+0xb6>
 8007296:	2301      	movs	r3, #1
 8007298:	4631      	mov	r1, r6
 800729a:	4628      	mov	r0, r5
 800729c:	9206      	str	r2, [sp, #24]
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	f43f ae9c 	beq.w	8006fde <_printf_float+0xb6>
 80072a6:	9a06      	ldr	r2, [sp, #24]
 80072a8:	f10b 0b01 	add.w	fp, fp, #1
 80072ac:	e7bb      	b.n	8007226 <_printf_float+0x2fe>
 80072ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072b2:	4631      	mov	r1, r6
 80072b4:	4628      	mov	r0, r5
 80072b6:	47b8      	blx	r7
 80072b8:	3001      	adds	r0, #1
 80072ba:	d1c0      	bne.n	800723e <_printf_float+0x316>
 80072bc:	e68f      	b.n	8006fde <_printf_float+0xb6>
 80072be:	9a06      	ldr	r2, [sp, #24]
 80072c0:	464b      	mov	r3, r9
 80072c2:	4442      	add	r2, r8
 80072c4:	4631      	mov	r1, r6
 80072c6:	4628      	mov	r0, r5
 80072c8:	47b8      	blx	r7
 80072ca:	3001      	adds	r0, #1
 80072cc:	d1c3      	bne.n	8007256 <_printf_float+0x32e>
 80072ce:	e686      	b.n	8006fde <_printf_float+0xb6>
 80072d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072d4:	f1ba 0f01 	cmp.w	sl, #1
 80072d8:	dc01      	bgt.n	80072de <_printf_float+0x3b6>
 80072da:	07db      	lsls	r3, r3, #31
 80072dc:	d536      	bpl.n	800734c <_printf_float+0x424>
 80072de:	2301      	movs	r3, #1
 80072e0:	4642      	mov	r2, r8
 80072e2:	4631      	mov	r1, r6
 80072e4:	4628      	mov	r0, r5
 80072e6:	47b8      	blx	r7
 80072e8:	3001      	adds	r0, #1
 80072ea:	f43f ae78 	beq.w	8006fde <_printf_float+0xb6>
 80072ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f2:	4631      	mov	r1, r6
 80072f4:	4628      	mov	r0, r5
 80072f6:	47b8      	blx	r7
 80072f8:	3001      	adds	r0, #1
 80072fa:	f43f ae70 	beq.w	8006fde <_printf_float+0xb6>
 80072fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007302:	2200      	movs	r2, #0
 8007304:	2300      	movs	r3, #0
 8007306:	f10a 3aff 	add.w	sl, sl, #4294967295
 800730a:	f7f9 fbe5 	bl	8000ad8 <__aeabi_dcmpeq>
 800730e:	b9c0      	cbnz	r0, 8007342 <_printf_float+0x41a>
 8007310:	4653      	mov	r3, sl
 8007312:	f108 0201 	add.w	r2, r8, #1
 8007316:	4631      	mov	r1, r6
 8007318:	4628      	mov	r0, r5
 800731a:	47b8      	blx	r7
 800731c:	3001      	adds	r0, #1
 800731e:	d10c      	bne.n	800733a <_printf_float+0x412>
 8007320:	e65d      	b.n	8006fde <_printf_float+0xb6>
 8007322:	2301      	movs	r3, #1
 8007324:	465a      	mov	r2, fp
 8007326:	4631      	mov	r1, r6
 8007328:	4628      	mov	r0, r5
 800732a:	47b8      	blx	r7
 800732c:	3001      	adds	r0, #1
 800732e:	f43f ae56 	beq.w	8006fde <_printf_float+0xb6>
 8007332:	f108 0801 	add.w	r8, r8, #1
 8007336:	45d0      	cmp	r8, sl
 8007338:	dbf3      	blt.n	8007322 <_printf_float+0x3fa>
 800733a:	464b      	mov	r3, r9
 800733c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007340:	e6df      	b.n	8007102 <_printf_float+0x1da>
 8007342:	f04f 0800 	mov.w	r8, #0
 8007346:	f104 0b1a 	add.w	fp, r4, #26
 800734a:	e7f4      	b.n	8007336 <_printf_float+0x40e>
 800734c:	2301      	movs	r3, #1
 800734e:	4642      	mov	r2, r8
 8007350:	e7e1      	b.n	8007316 <_printf_float+0x3ee>
 8007352:	2301      	movs	r3, #1
 8007354:	464a      	mov	r2, r9
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	47b8      	blx	r7
 800735c:	3001      	adds	r0, #1
 800735e:	f43f ae3e 	beq.w	8006fde <_printf_float+0xb6>
 8007362:	f108 0801 	add.w	r8, r8, #1
 8007366:	68e3      	ldr	r3, [r4, #12]
 8007368:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800736a:	1a5b      	subs	r3, r3, r1
 800736c:	4543      	cmp	r3, r8
 800736e:	dcf0      	bgt.n	8007352 <_printf_float+0x42a>
 8007370:	e6fc      	b.n	800716c <_printf_float+0x244>
 8007372:	f04f 0800 	mov.w	r8, #0
 8007376:	f104 0919 	add.w	r9, r4, #25
 800737a:	e7f4      	b.n	8007366 <_printf_float+0x43e>

0800737c <_printf_common>:
 800737c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007380:	4616      	mov	r6, r2
 8007382:	4698      	mov	r8, r3
 8007384:	688a      	ldr	r2, [r1, #8]
 8007386:	690b      	ldr	r3, [r1, #16]
 8007388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800738c:	4293      	cmp	r3, r2
 800738e:	bfb8      	it	lt
 8007390:	4613      	movlt	r3, r2
 8007392:	6033      	str	r3, [r6, #0]
 8007394:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007398:	4607      	mov	r7, r0
 800739a:	460c      	mov	r4, r1
 800739c:	b10a      	cbz	r2, 80073a2 <_printf_common+0x26>
 800739e:	3301      	adds	r3, #1
 80073a0:	6033      	str	r3, [r6, #0]
 80073a2:	6823      	ldr	r3, [r4, #0]
 80073a4:	0699      	lsls	r1, r3, #26
 80073a6:	bf42      	ittt	mi
 80073a8:	6833      	ldrmi	r3, [r6, #0]
 80073aa:	3302      	addmi	r3, #2
 80073ac:	6033      	strmi	r3, [r6, #0]
 80073ae:	6825      	ldr	r5, [r4, #0]
 80073b0:	f015 0506 	ands.w	r5, r5, #6
 80073b4:	d106      	bne.n	80073c4 <_printf_common+0x48>
 80073b6:	f104 0a19 	add.w	sl, r4, #25
 80073ba:	68e3      	ldr	r3, [r4, #12]
 80073bc:	6832      	ldr	r2, [r6, #0]
 80073be:	1a9b      	subs	r3, r3, r2
 80073c0:	42ab      	cmp	r3, r5
 80073c2:	dc26      	bgt.n	8007412 <_printf_common+0x96>
 80073c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073c8:	6822      	ldr	r2, [r4, #0]
 80073ca:	3b00      	subs	r3, #0
 80073cc:	bf18      	it	ne
 80073ce:	2301      	movne	r3, #1
 80073d0:	0692      	lsls	r2, r2, #26
 80073d2:	d42b      	bmi.n	800742c <_printf_common+0xb0>
 80073d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073d8:	4641      	mov	r1, r8
 80073da:	4638      	mov	r0, r7
 80073dc:	47c8      	blx	r9
 80073de:	3001      	adds	r0, #1
 80073e0:	d01e      	beq.n	8007420 <_printf_common+0xa4>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	6922      	ldr	r2, [r4, #16]
 80073e6:	f003 0306 	and.w	r3, r3, #6
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	bf02      	ittt	eq
 80073ee:	68e5      	ldreq	r5, [r4, #12]
 80073f0:	6833      	ldreq	r3, [r6, #0]
 80073f2:	1aed      	subeq	r5, r5, r3
 80073f4:	68a3      	ldr	r3, [r4, #8]
 80073f6:	bf0c      	ite	eq
 80073f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073fc:	2500      	movne	r5, #0
 80073fe:	4293      	cmp	r3, r2
 8007400:	bfc4      	itt	gt
 8007402:	1a9b      	subgt	r3, r3, r2
 8007404:	18ed      	addgt	r5, r5, r3
 8007406:	2600      	movs	r6, #0
 8007408:	341a      	adds	r4, #26
 800740a:	42b5      	cmp	r5, r6
 800740c:	d11a      	bne.n	8007444 <_printf_common+0xc8>
 800740e:	2000      	movs	r0, #0
 8007410:	e008      	b.n	8007424 <_printf_common+0xa8>
 8007412:	2301      	movs	r3, #1
 8007414:	4652      	mov	r2, sl
 8007416:	4641      	mov	r1, r8
 8007418:	4638      	mov	r0, r7
 800741a:	47c8      	blx	r9
 800741c:	3001      	adds	r0, #1
 800741e:	d103      	bne.n	8007428 <_printf_common+0xac>
 8007420:	f04f 30ff 	mov.w	r0, #4294967295
 8007424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007428:	3501      	adds	r5, #1
 800742a:	e7c6      	b.n	80073ba <_printf_common+0x3e>
 800742c:	18e1      	adds	r1, r4, r3
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	2030      	movs	r0, #48	@ 0x30
 8007432:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007436:	4422      	add	r2, r4
 8007438:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800743c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007440:	3302      	adds	r3, #2
 8007442:	e7c7      	b.n	80073d4 <_printf_common+0x58>
 8007444:	2301      	movs	r3, #1
 8007446:	4622      	mov	r2, r4
 8007448:	4641      	mov	r1, r8
 800744a:	4638      	mov	r0, r7
 800744c:	47c8      	blx	r9
 800744e:	3001      	adds	r0, #1
 8007450:	d0e6      	beq.n	8007420 <_printf_common+0xa4>
 8007452:	3601      	adds	r6, #1
 8007454:	e7d9      	b.n	800740a <_printf_common+0x8e>
	...

08007458 <_printf_i>:
 8007458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800745c:	7e0f      	ldrb	r7, [r1, #24]
 800745e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007460:	2f78      	cmp	r7, #120	@ 0x78
 8007462:	4691      	mov	r9, r2
 8007464:	4680      	mov	r8, r0
 8007466:	460c      	mov	r4, r1
 8007468:	469a      	mov	sl, r3
 800746a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800746e:	d807      	bhi.n	8007480 <_printf_i+0x28>
 8007470:	2f62      	cmp	r7, #98	@ 0x62
 8007472:	d80a      	bhi.n	800748a <_printf_i+0x32>
 8007474:	2f00      	cmp	r7, #0
 8007476:	f000 80d2 	beq.w	800761e <_printf_i+0x1c6>
 800747a:	2f58      	cmp	r7, #88	@ 0x58
 800747c:	f000 80b9 	beq.w	80075f2 <_printf_i+0x19a>
 8007480:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007484:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007488:	e03a      	b.n	8007500 <_printf_i+0xa8>
 800748a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800748e:	2b15      	cmp	r3, #21
 8007490:	d8f6      	bhi.n	8007480 <_printf_i+0x28>
 8007492:	a101      	add	r1, pc, #4	@ (adr r1, 8007498 <_printf_i+0x40>)
 8007494:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007498:	080074f1 	.word	0x080074f1
 800749c:	08007505 	.word	0x08007505
 80074a0:	08007481 	.word	0x08007481
 80074a4:	08007481 	.word	0x08007481
 80074a8:	08007481 	.word	0x08007481
 80074ac:	08007481 	.word	0x08007481
 80074b0:	08007505 	.word	0x08007505
 80074b4:	08007481 	.word	0x08007481
 80074b8:	08007481 	.word	0x08007481
 80074bc:	08007481 	.word	0x08007481
 80074c0:	08007481 	.word	0x08007481
 80074c4:	08007605 	.word	0x08007605
 80074c8:	0800752f 	.word	0x0800752f
 80074cc:	080075bf 	.word	0x080075bf
 80074d0:	08007481 	.word	0x08007481
 80074d4:	08007481 	.word	0x08007481
 80074d8:	08007627 	.word	0x08007627
 80074dc:	08007481 	.word	0x08007481
 80074e0:	0800752f 	.word	0x0800752f
 80074e4:	08007481 	.word	0x08007481
 80074e8:	08007481 	.word	0x08007481
 80074ec:	080075c7 	.word	0x080075c7
 80074f0:	6833      	ldr	r3, [r6, #0]
 80074f2:	1d1a      	adds	r2, r3, #4
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6032      	str	r2, [r6, #0]
 80074f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007500:	2301      	movs	r3, #1
 8007502:	e09d      	b.n	8007640 <_printf_i+0x1e8>
 8007504:	6833      	ldr	r3, [r6, #0]
 8007506:	6820      	ldr	r0, [r4, #0]
 8007508:	1d19      	adds	r1, r3, #4
 800750a:	6031      	str	r1, [r6, #0]
 800750c:	0606      	lsls	r6, r0, #24
 800750e:	d501      	bpl.n	8007514 <_printf_i+0xbc>
 8007510:	681d      	ldr	r5, [r3, #0]
 8007512:	e003      	b.n	800751c <_printf_i+0xc4>
 8007514:	0645      	lsls	r5, r0, #25
 8007516:	d5fb      	bpl.n	8007510 <_printf_i+0xb8>
 8007518:	f9b3 5000 	ldrsh.w	r5, [r3]
 800751c:	2d00      	cmp	r5, #0
 800751e:	da03      	bge.n	8007528 <_printf_i+0xd0>
 8007520:	232d      	movs	r3, #45	@ 0x2d
 8007522:	426d      	negs	r5, r5
 8007524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007528:	4859      	ldr	r0, [pc, #356]	@ (8007690 <_printf_i+0x238>)
 800752a:	230a      	movs	r3, #10
 800752c:	e011      	b.n	8007552 <_printf_i+0xfa>
 800752e:	6821      	ldr	r1, [r4, #0]
 8007530:	6833      	ldr	r3, [r6, #0]
 8007532:	0608      	lsls	r0, r1, #24
 8007534:	f853 5b04 	ldr.w	r5, [r3], #4
 8007538:	d402      	bmi.n	8007540 <_printf_i+0xe8>
 800753a:	0649      	lsls	r1, r1, #25
 800753c:	bf48      	it	mi
 800753e:	b2ad      	uxthmi	r5, r5
 8007540:	2f6f      	cmp	r7, #111	@ 0x6f
 8007542:	4853      	ldr	r0, [pc, #332]	@ (8007690 <_printf_i+0x238>)
 8007544:	6033      	str	r3, [r6, #0]
 8007546:	bf14      	ite	ne
 8007548:	230a      	movne	r3, #10
 800754a:	2308      	moveq	r3, #8
 800754c:	2100      	movs	r1, #0
 800754e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007552:	6866      	ldr	r6, [r4, #4]
 8007554:	60a6      	str	r6, [r4, #8]
 8007556:	2e00      	cmp	r6, #0
 8007558:	bfa2      	ittt	ge
 800755a:	6821      	ldrge	r1, [r4, #0]
 800755c:	f021 0104 	bicge.w	r1, r1, #4
 8007560:	6021      	strge	r1, [r4, #0]
 8007562:	b90d      	cbnz	r5, 8007568 <_printf_i+0x110>
 8007564:	2e00      	cmp	r6, #0
 8007566:	d04b      	beq.n	8007600 <_printf_i+0x1a8>
 8007568:	4616      	mov	r6, r2
 800756a:	fbb5 f1f3 	udiv	r1, r5, r3
 800756e:	fb03 5711 	mls	r7, r3, r1, r5
 8007572:	5dc7      	ldrb	r7, [r0, r7]
 8007574:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007578:	462f      	mov	r7, r5
 800757a:	42bb      	cmp	r3, r7
 800757c:	460d      	mov	r5, r1
 800757e:	d9f4      	bls.n	800756a <_printf_i+0x112>
 8007580:	2b08      	cmp	r3, #8
 8007582:	d10b      	bne.n	800759c <_printf_i+0x144>
 8007584:	6823      	ldr	r3, [r4, #0]
 8007586:	07df      	lsls	r7, r3, #31
 8007588:	d508      	bpl.n	800759c <_printf_i+0x144>
 800758a:	6923      	ldr	r3, [r4, #16]
 800758c:	6861      	ldr	r1, [r4, #4]
 800758e:	4299      	cmp	r1, r3
 8007590:	bfde      	ittt	le
 8007592:	2330      	movle	r3, #48	@ 0x30
 8007594:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007598:	f106 36ff 	addle.w	r6, r6, #4294967295
 800759c:	1b92      	subs	r2, r2, r6
 800759e:	6122      	str	r2, [r4, #16]
 80075a0:	f8cd a000 	str.w	sl, [sp]
 80075a4:	464b      	mov	r3, r9
 80075a6:	aa03      	add	r2, sp, #12
 80075a8:	4621      	mov	r1, r4
 80075aa:	4640      	mov	r0, r8
 80075ac:	f7ff fee6 	bl	800737c <_printf_common>
 80075b0:	3001      	adds	r0, #1
 80075b2:	d14a      	bne.n	800764a <_printf_i+0x1f2>
 80075b4:	f04f 30ff 	mov.w	r0, #4294967295
 80075b8:	b004      	add	sp, #16
 80075ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	f043 0320 	orr.w	r3, r3, #32
 80075c4:	6023      	str	r3, [r4, #0]
 80075c6:	4833      	ldr	r0, [pc, #204]	@ (8007694 <_printf_i+0x23c>)
 80075c8:	2778      	movs	r7, #120	@ 0x78
 80075ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075ce:	6823      	ldr	r3, [r4, #0]
 80075d0:	6831      	ldr	r1, [r6, #0]
 80075d2:	061f      	lsls	r7, r3, #24
 80075d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80075d8:	d402      	bmi.n	80075e0 <_printf_i+0x188>
 80075da:	065f      	lsls	r7, r3, #25
 80075dc:	bf48      	it	mi
 80075de:	b2ad      	uxthmi	r5, r5
 80075e0:	6031      	str	r1, [r6, #0]
 80075e2:	07d9      	lsls	r1, r3, #31
 80075e4:	bf44      	itt	mi
 80075e6:	f043 0320 	orrmi.w	r3, r3, #32
 80075ea:	6023      	strmi	r3, [r4, #0]
 80075ec:	b11d      	cbz	r5, 80075f6 <_printf_i+0x19e>
 80075ee:	2310      	movs	r3, #16
 80075f0:	e7ac      	b.n	800754c <_printf_i+0xf4>
 80075f2:	4827      	ldr	r0, [pc, #156]	@ (8007690 <_printf_i+0x238>)
 80075f4:	e7e9      	b.n	80075ca <_printf_i+0x172>
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	f023 0320 	bic.w	r3, r3, #32
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	e7f6      	b.n	80075ee <_printf_i+0x196>
 8007600:	4616      	mov	r6, r2
 8007602:	e7bd      	b.n	8007580 <_printf_i+0x128>
 8007604:	6833      	ldr	r3, [r6, #0]
 8007606:	6825      	ldr	r5, [r4, #0]
 8007608:	6961      	ldr	r1, [r4, #20]
 800760a:	1d18      	adds	r0, r3, #4
 800760c:	6030      	str	r0, [r6, #0]
 800760e:	062e      	lsls	r6, r5, #24
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	d501      	bpl.n	8007618 <_printf_i+0x1c0>
 8007614:	6019      	str	r1, [r3, #0]
 8007616:	e002      	b.n	800761e <_printf_i+0x1c6>
 8007618:	0668      	lsls	r0, r5, #25
 800761a:	d5fb      	bpl.n	8007614 <_printf_i+0x1bc>
 800761c:	8019      	strh	r1, [r3, #0]
 800761e:	2300      	movs	r3, #0
 8007620:	6123      	str	r3, [r4, #16]
 8007622:	4616      	mov	r6, r2
 8007624:	e7bc      	b.n	80075a0 <_printf_i+0x148>
 8007626:	6833      	ldr	r3, [r6, #0]
 8007628:	1d1a      	adds	r2, r3, #4
 800762a:	6032      	str	r2, [r6, #0]
 800762c:	681e      	ldr	r6, [r3, #0]
 800762e:	6862      	ldr	r2, [r4, #4]
 8007630:	2100      	movs	r1, #0
 8007632:	4630      	mov	r0, r6
 8007634:	f7f8 fdd4 	bl	80001e0 <memchr>
 8007638:	b108      	cbz	r0, 800763e <_printf_i+0x1e6>
 800763a:	1b80      	subs	r0, r0, r6
 800763c:	6060      	str	r0, [r4, #4]
 800763e:	6863      	ldr	r3, [r4, #4]
 8007640:	6123      	str	r3, [r4, #16]
 8007642:	2300      	movs	r3, #0
 8007644:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007648:	e7aa      	b.n	80075a0 <_printf_i+0x148>
 800764a:	6923      	ldr	r3, [r4, #16]
 800764c:	4632      	mov	r2, r6
 800764e:	4649      	mov	r1, r9
 8007650:	4640      	mov	r0, r8
 8007652:	47d0      	blx	sl
 8007654:	3001      	adds	r0, #1
 8007656:	d0ad      	beq.n	80075b4 <_printf_i+0x15c>
 8007658:	6823      	ldr	r3, [r4, #0]
 800765a:	079b      	lsls	r3, r3, #30
 800765c:	d413      	bmi.n	8007686 <_printf_i+0x22e>
 800765e:	68e0      	ldr	r0, [r4, #12]
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	4298      	cmp	r0, r3
 8007664:	bfb8      	it	lt
 8007666:	4618      	movlt	r0, r3
 8007668:	e7a6      	b.n	80075b8 <_printf_i+0x160>
 800766a:	2301      	movs	r3, #1
 800766c:	4632      	mov	r2, r6
 800766e:	4649      	mov	r1, r9
 8007670:	4640      	mov	r0, r8
 8007672:	47d0      	blx	sl
 8007674:	3001      	adds	r0, #1
 8007676:	d09d      	beq.n	80075b4 <_printf_i+0x15c>
 8007678:	3501      	adds	r5, #1
 800767a:	68e3      	ldr	r3, [r4, #12]
 800767c:	9903      	ldr	r1, [sp, #12]
 800767e:	1a5b      	subs	r3, r3, r1
 8007680:	42ab      	cmp	r3, r5
 8007682:	dcf2      	bgt.n	800766a <_printf_i+0x212>
 8007684:	e7eb      	b.n	800765e <_printf_i+0x206>
 8007686:	2500      	movs	r5, #0
 8007688:	f104 0619 	add.w	r6, r4, #25
 800768c:	e7f5      	b.n	800767a <_printf_i+0x222>
 800768e:	bf00      	nop
 8007690:	08009c4a 	.word	0x08009c4a
 8007694:	08009c5b 	.word	0x08009c5b

08007698 <std>:
 8007698:	2300      	movs	r3, #0
 800769a:	b510      	push	{r4, lr}
 800769c:	4604      	mov	r4, r0
 800769e:	e9c0 3300 	strd	r3, r3, [r0]
 80076a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076a6:	6083      	str	r3, [r0, #8]
 80076a8:	8181      	strh	r1, [r0, #12]
 80076aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80076ac:	81c2      	strh	r2, [r0, #14]
 80076ae:	6183      	str	r3, [r0, #24]
 80076b0:	4619      	mov	r1, r3
 80076b2:	2208      	movs	r2, #8
 80076b4:	305c      	adds	r0, #92	@ 0x5c
 80076b6:	f000 fa19 	bl	8007aec <memset>
 80076ba:	4b0d      	ldr	r3, [pc, #52]	@ (80076f0 <std+0x58>)
 80076bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80076be:	4b0d      	ldr	r3, [pc, #52]	@ (80076f4 <std+0x5c>)
 80076c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076c2:	4b0d      	ldr	r3, [pc, #52]	@ (80076f8 <std+0x60>)
 80076c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076c6:	4b0d      	ldr	r3, [pc, #52]	@ (80076fc <std+0x64>)
 80076c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80076ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007700 <std+0x68>)
 80076cc:	6224      	str	r4, [r4, #32]
 80076ce:	429c      	cmp	r4, r3
 80076d0:	d006      	beq.n	80076e0 <std+0x48>
 80076d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076d6:	4294      	cmp	r4, r2
 80076d8:	d002      	beq.n	80076e0 <std+0x48>
 80076da:	33d0      	adds	r3, #208	@ 0xd0
 80076dc:	429c      	cmp	r4, r3
 80076de:	d105      	bne.n	80076ec <std+0x54>
 80076e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e8:	f000 ba7c 	b.w	8007be4 <__retarget_lock_init_recursive>
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	bf00      	nop
 80076f0:	0800793d 	.word	0x0800793d
 80076f4:	0800795f 	.word	0x0800795f
 80076f8:	08007997 	.word	0x08007997
 80076fc:	080079bb 	.word	0x080079bb
 8007700:	20000434 	.word	0x20000434

08007704 <stdio_exit_handler>:
 8007704:	4a02      	ldr	r2, [pc, #8]	@ (8007710 <stdio_exit_handler+0xc>)
 8007706:	4903      	ldr	r1, [pc, #12]	@ (8007714 <stdio_exit_handler+0x10>)
 8007708:	4803      	ldr	r0, [pc, #12]	@ (8007718 <stdio_exit_handler+0x14>)
 800770a:	f000 b869 	b.w	80077e0 <_fwalk_sglue>
 800770e:	bf00      	nop
 8007710:	2000000c 	.word	0x2000000c
 8007714:	080097c9 	.word	0x080097c9
 8007718:	2000001c 	.word	0x2000001c

0800771c <cleanup_stdio>:
 800771c:	6841      	ldr	r1, [r0, #4]
 800771e:	4b0c      	ldr	r3, [pc, #48]	@ (8007750 <cleanup_stdio+0x34>)
 8007720:	4299      	cmp	r1, r3
 8007722:	b510      	push	{r4, lr}
 8007724:	4604      	mov	r4, r0
 8007726:	d001      	beq.n	800772c <cleanup_stdio+0x10>
 8007728:	f002 f84e 	bl	80097c8 <_fflush_r>
 800772c:	68a1      	ldr	r1, [r4, #8]
 800772e:	4b09      	ldr	r3, [pc, #36]	@ (8007754 <cleanup_stdio+0x38>)
 8007730:	4299      	cmp	r1, r3
 8007732:	d002      	beq.n	800773a <cleanup_stdio+0x1e>
 8007734:	4620      	mov	r0, r4
 8007736:	f002 f847 	bl	80097c8 <_fflush_r>
 800773a:	68e1      	ldr	r1, [r4, #12]
 800773c:	4b06      	ldr	r3, [pc, #24]	@ (8007758 <cleanup_stdio+0x3c>)
 800773e:	4299      	cmp	r1, r3
 8007740:	d004      	beq.n	800774c <cleanup_stdio+0x30>
 8007742:	4620      	mov	r0, r4
 8007744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007748:	f002 b83e 	b.w	80097c8 <_fflush_r>
 800774c:	bd10      	pop	{r4, pc}
 800774e:	bf00      	nop
 8007750:	20000434 	.word	0x20000434
 8007754:	2000049c 	.word	0x2000049c
 8007758:	20000504 	.word	0x20000504

0800775c <global_stdio_init.part.0>:
 800775c:	b510      	push	{r4, lr}
 800775e:	4b0b      	ldr	r3, [pc, #44]	@ (800778c <global_stdio_init.part.0+0x30>)
 8007760:	4c0b      	ldr	r4, [pc, #44]	@ (8007790 <global_stdio_init.part.0+0x34>)
 8007762:	4a0c      	ldr	r2, [pc, #48]	@ (8007794 <global_stdio_init.part.0+0x38>)
 8007764:	601a      	str	r2, [r3, #0]
 8007766:	4620      	mov	r0, r4
 8007768:	2200      	movs	r2, #0
 800776a:	2104      	movs	r1, #4
 800776c:	f7ff ff94 	bl	8007698 <std>
 8007770:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007774:	2201      	movs	r2, #1
 8007776:	2109      	movs	r1, #9
 8007778:	f7ff ff8e 	bl	8007698 <std>
 800777c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007780:	2202      	movs	r2, #2
 8007782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007786:	2112      	movs	r1, #18
 8007788:	f7ff bf86 	b.w	8007698 <std>
 800778c:	2000056c 	.word	0x2000056c
 8007790:	20000434 	.word	0x20000434
 8007794:	08007705 	.word	0x08007705

08007798 <__sfp_lock_acquire>:
 8007798:	4801      	ldr	r0, [pc, #4]	@ (80077a0 <__sfp_lock_acquire+0x8>)
 800779a:	f000 ba24 	b.w	8007be6 <__retarget_lock_acquire_recursive>
 800779e:	bf00      	nop
 80077a0:	20000575 	.word	0x20000575

080077a4 <__sfp_lock_release>:
 80077a4:	4801      	ldr	r0, [pc, #4]	@ (80077ac <__sfp_lock_release+0x8>)
 80077a6:	f000 ba1f 	b.w	8007be8 <__retarget_lock_release_recursive>
 80077aa:	bf00      	nop
 80077ac:	20000575 	.word	0x20000575

080077b0 <__sinit>:
 80077b0:	b510      	push	{r4, lr}
 80077b2:	4604      	mov	r4, r0
 80077b4:	f7ff fff0 	bl	8007798 <__sfp_lock_acquire>
 80077b8:	6a23      	ldr	r3, [r4, #32]
 80077ba:	b11b      	cbz	r3, 80077c4 <__sinit+0x14>
 80077bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c0:	f7ff bff0 	b.w	80077a4 <__sfp_lock_release>
 80077c4:	4b04      	ldr	r3, [pc, #16]	@ (80077d8 <__sinit+0x28>)
 80077c6:	6223      	str	r3, [r4, #32]
 80077c8:	4b04      	ldr	r3, [pc, #16]	@ (80077dc <__sinit+0x2c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1f5      	bne.n	80077bc <__sinit+0xc>
 80077d0:	f7ff ffc4 	bl	800775c <global_stdio_init.part.0>
 80077d4:	e7f2      	b.n	80077bc <__sinit+0xc>
 80077d6:	bf00      	nop
 80077d8:	0800771d 	.word	0x0800771d
 80077dc:	2000056c 	.word	0x2000056c

080077e0 <_fwalk_sglue>:
 80077e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e4:	4607      	mov	r7, r0
 80077e6:	4688      	mov	r8, r1
 80077e8:	4614      	mov	r4, r2
 80077ea:	2600      	movs	r6, #0
 80077ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077f0:	f1b9 0901 	subs.w	r9, r9, #1
 80077f4:	d505      	bpl.n	8007802 <_fwalk_sglue+0x22>
 80077f6:	6824      	ldr	r4, [r4, #0]
 80077f8:	2c00      	cmp	r4, #0
 80077fa:	d1f7      	bne.n	80077ec <_fwalk_sglue+0xc>
 80077fc:	4630      	mov	r0, r6
 80077fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d907      	bls.n	8007818 <_fwalk_sglue+0x38>
 8007808:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800780c:	3301      	adds	r3, #1
 800780e:	d003      	beq.n	8007818 <_fwalk_sglue+0x38>
 8007810:	4629      	mov	r1, r5
 8007812:	4638      	mov	r0, r7
 8007814:	47c0      	blx	r8
 8007816:	4306      	orrs	r6, r0
 8007818:	3568      	adds	r5, #104	@ 0x68
 800781a:	e7e9      	b.n	80077f0 <_fwalk_sglue+0x10>

0800781c <iprintf>:
 800781c:	b40f      	push	{r0, r1, r2, r3}
 800781e:	b507      	push	{r0, r1, r2, lr}
 8007820:	4906      	ldr	r1, [pc, #24]	@ (800783c <iprintf+0x20>)
 8007822:	ab04      	add	r3, sp, #16
 8007824:	6808      	ldr	r0, [r1, #0]
 8007826:	f853 2b04 	ldr.w	r2, [r3], #4
 800782a:	6881      	ldr	r1, [r0, #8]
 800782c:	9301      	str	r3, [sp, #4]
 800782e:	f001 fe2f 	bl	8009490 <_vfiprintf_r>
 8007832:	b003      	add	sp, #12
 8007834:	f85d eb04 	ldr.w	lr, [sp], #4
 8007838:	b004      	add	sp, #16
 800783a:	4770      	bx	lr
 800783c:	20000018 	.word	0x20000018

08007840 <_puts_r>:
 8007840:	6a03      	ldr	r3, [r0, #32]
 8007842:	b570      	push	{r4, r5, r6, lr}
 8007844:	6884      	ldr	r4, [r0, #8]
 8007846:	4605      	mov	r5, r0
 8007848:	460e      	mov	r6, r1
 800784a:	b90b      	cbnz	r3, 8007850 <_puts_r+0x10>
 800784c:	f7ff ffb0 	bl	80077b0 <__sinit>
 8007850:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007852:	07db      	lsls	r3, r3, #31
 8007854:	d405      	bmi.n	8007862 <_puts_r+0x22>
 8007856:	89a3      	ldrh	r3, [r4, #12]
 8007858:	0598      	lsls	r0, r3, #22
 800785a:	d402      	bmi.n	8007862 <_puts_r+0x22>
 800785c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800785e:	f000 f9c2 	bl	8007be6 <__retarget_lock_acquire_recursive>
 8007862:	89a3      	ldrh	r3, [r4, #12]
 8007864:	0719      	lsls	r1, r3, #28
 8007866:	d502      	bpl.n	800786e <_puts_r+0x2e>
 8007868:	6923      	ldr	r3, [r4, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d135      	bne.n	80078da <_puts_r+0x9a>
 800786e:	4621      	mov	r1, r4
 8007870:	4628      	mov	r0, r5
 8007872:	f000 f8e5 	bl	8007a40 <__swsetup_r>
 8007876:	b380      	cbz	r0, 80078da <_puts_r+0x9a>
 8007878:	f04f 35ff 	mov.w	r5, #4294967295
 800787c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800787e:	07da      	lsls	r2, r3, #31
 8007880:	d405      	bmi.n	800788e <_puts_r+0x4e>
 8007882:	89a3      	ldrh	r3, [r4, #12]
 8007884:	059b      	lsls	r3, r3, #22
 8007886:	d402      	bmi.n	800788e <_puts_r+0x4e>
 8007888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800788a:	f000 f9ad 	bl	8007be8 <__retarget_lock_release_recursive>
 800788e:	4628      	mov	r0, r5
 8007890:	bd70      	pop	{r4, r5, r6, pc}
 8007892:	2b00      	cmp	r3, #0
 8007894:	da04      	bge.n	80078a0 <_puts_r+0x60>
 8007896:	69a2      	ldr	r2, [r4, #24]
 8007898:	429a      	cmp	r2, r3
 800789a:	dc17      	bgt.n	80078cc <_puts_r+0x8c>
 800789c:	290a      	cmp	r1, #10
 800789e:	d015      	beq.n	80078cc <_puts_r+0x8c>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	1c5a      	adds	r2, r3, #1
 80078a4:	6022      	str	r2, [r4, #0]
 80078a6:	7019      	strb	r1, [r3, #0]
 80078a8:	68a3      	ldr	r3, [r4, #8]
 80078aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078ae:	3b01      	subs	r3, #1
 80078b0:	60a3      	str	r3, [r4, #8]
 80078b2:	2900      	cmp	r1, #0
 80078b4:	d1ed      	bne.n	8007892 <_puts_r+0x52>
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	da11      	bge.n	80078de <_puts_r+0x9e>
 80078ba:	4622      	mov	r2, r4
 80078bc:	210a      	movs	r1, #10
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 f87f 	bl	80079c2 <__swbuf_r>
 80078c4:	3001      	adds	r0, #1
 80078c6:	d0d7      	beq.n	8007878 <_puts_r+0x38>
 80078c8:	250a      	movs	r5, #10
 80078ca:	e7d7      	b.n	800787c <_puts_r+0x3c>
 80078cc:	4622      	mov	r2, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 f877 	bl	80079c2 <__swbuf_r>
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1e7      	bne.n	80078a8 <_puts_r+0x68>
 80078d8:	e7ce      	b.n	8007878 <_puts_r+0x38>
 80078da:	3e01      	subs	r6, #1
 80078dc:	e7e4      	b.n	80078a8 <_puts_r+0x68>
 80078de:	6823      	ldr	r3, [r4, #0]
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	6022      	str	r2, [r4, #0]
 80078e4:	220a      	movs	r2, #10
 80078e6:	701a      	strb	r2, [r3, #0]
 80078e8:	e7ee      	b.n	80078c8 <_puts_r+0x88>
	...

080078ec <puts>:
 80078ec:	4b02      	ldr	r3, [pc, #8]	@ (80078f8 <puts+0xc>)
 80078ee:	4601      	mov	r1, r0
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	f7ff bfa5 	b.w	8007840 <_puts_r>
 80078f6:	bf00      	nop
 80078f8:	20000018 	.word	0x20000018

080078fc <siprintf>:
 80078fc:	b40e      	push	{r1, r2, r3}
 80078fe:	b500      	push	{lr}
 8007900:	b09c      	sub	sp, #112	@ 0x70
 8007902:	ab1d      	add	r3, sp, #116	@ 0x74
 8007904:	9002      	str	r0, [sp, #8]
 8007906:	9006      	str	r0, [sp, #24]
 8007908:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800790c:	4809      	ldr	r0, [pc, #36]	@ (8007934 <siprintf+0x38>)
 800790e:	9107      	str	r1, [sp, #28]
 8007910:	9104      	str	r1, [sp, #16]
 8007912:	4909      	ldr	r1, [pc, #36]	@ (8007938 <siprintf+0x3c>)
 8007914:	f853 2b04 	ldr.w	r2, [r3], #4
 8007918:	9105      	str	r1, [sp, #20]
 800791a:	6800      	ldr	r0, [r0, #0]
 800791c:	9301      	str	r3, [sp, #4]
 800791e:	a902      	add	r1, sp, #8
 8007920:	f001 fc90 	bl	8009244 <_svfiprintf_r>
 8007924:	9b02      	ldr	r3, [sp, #8]
 8007926:	2200      	movs	r2, #0
 8007928:	701a      	strb	r2, [r3, #0]
 800792a:	b01c      	add	sp, #112	@ 0x70
 800792c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007930:	b003      	add	sp, #12
 8007932:	4770      	bx	lr
 8007934:	20000018 	.word	0x20000018
 8007938:	ffff0208 	.word	0xffff0208

0800793c <__sread>:
 800793c:	b510      	push	{r4, lr}
 800793e:	460c      	mov	r4, r1
 8007940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007944:	f000 f900 	bl	8007b48 <_read_r>
 8007948:	2800      	cmp	r0, #0
 800794a:	bfab      	itete	ge
 800794c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800794e:	89a3      	ldrhlt	r3, [r4, #12]
 8007950:	181b      	addge	r3, r3, r0
 8007952:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007956:	bfac      	ite	ge
 8007958:	6563      	strge	r3, [r4, #84]	@ 0x54
 800795a:	81a3      	strhlt	r3, [r4, #12]
 800795c:	bd10      	pop	{r4, pc}

0800795e <__swrite>:
 800795e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007962:	461f      	mov	r7, r3
 8007964:	898b      	ldrh	r3, [r1, #12]
 8007966:	05db      	lsls	r3, r3, #23
 8007968:	4605      	mov	r5, r0
 800796a:	460c      	mov	r4, r1
 800796c:	4616      	mov	r6, r2
 800796e:	d505      	bpl.n	800797c <__swrite+0x1e>
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	2302      	movs	r3, #2
 8007976:	2200      	movs	r2, #0
 8007978:	f000 f8d4 	bl	8007b24 <_lseek_r>
 800797c:	89a3      	ldrh	r3, [r4, #12]
 800797e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007982:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007986:	81a3      	strh	r3, [r4, #12]
 8007988:	4632      	mov	r2, r6
 800798a:	463b      	mov	r3, r7
 800798c:	4628      	mov	r0, r5
 800798e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	f000 b8eb 	b.w	8007b6c <_write_r>

08007996 <__sseek>:
 8007996:	b510      	push	{r4, lr}
 8007998:	460c      	mov	r4, r1
 800799a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799e:	f000 f8c1 	bl	8007b24 <_lseek_r>
 80079a2:	1c43      	adds	r3, r0, #1
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	bf15      	itete	ne
 80079a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80079aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80079ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80079b2:	81a3      	strheq	r3, [r4, #12]
 80079b4:	bf18      	it	ne
 80079b6:	81a3      	strhne	r3, [r4, #12]
 80079b8:	bd10      	pop	{r4, pc}

080079ba <__sclose>:
 80079ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079be:	f000 b8a1 	b.w	8007b04 <_close_r>

080079c2 <__swbuf_r>:
 80079c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c4:	460e      	mov	r6, r1
 80079c6:	4614      	mov	r4, r2
 80079c8:	4605      	mov	r5, r0
 80079ca:	b118      	cbz	r0, 80079d4 <__swbuf_r+0x12>
 80079cc:	6a03      	ldr	r3, [r0, #32]
 80079ce:	b90b      	cbnz	r3, 80079d4 <__swbuf_r+0x12>
 80079d0:	f7ff feee 	bl	80077b0 <__sinit>
 80079d4:	69a3      	ldr	r3, [r4, #24]
 80079d6:	60a3      	str	r3, [r4, #8]
 80079d8:	89a3      	ldrh	r3, [r4, #12]
 80079da:	071a      	lsls	r2, r3, #28
 80079dc:	d501      	bpl.n	80079e2 <__swbuf_r+0x20>
 80079de:	6923      	ldr	r3, [r4, #16]
 80079e0:	b943      	cbnz	r3, 80079f4 <__swbuf_r+0x32>
 80079e2:	4621      	mov	r1, r4
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 f82b 	bl	8007a40 <__swsetup_r>
 80079ea:	b118      	cbz	r0, 80079f4 <__swbuf_r+0x32>
 80079ec:	f04f 37ff 	mov.w	r7, #4294967295
 80079f0:	4638      	mov	r0, r7
 80079f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	6922      	ldr	r2, [r4, #16]
 80079f8:	1a98      	subs	r0, r3, r2
 80079fa:	6963      	ldr	r3, [r4, #20]
 80079fc:	b2f6      	uxtb	r6, r6
 80079fe:	4283      	cmp	r3, r0
 8007a00:	4637      	mov	r7, r6
 8007a02:	dc05      	bgt.n	8007a10 <__swbuf_r+0x4e>
 8007a04:	4621      	mov	r1, r4
 8007a06:	4628      	mov	r0, r5
 8007a08:	f001 fede 	bl	80097c8 <_fflush_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d1ed      	bne.n	80079ec <__swbuf_r+0x2a>
 8007a10:	68a3      	ldr	r3, [r4, #8]
 8007a12:	3b01      	subs	r3, #1
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	1c5a      	adds	r2, r3, #1
 8007a1a:	6022      	str	r2, [r4, #0]
 8007a1c:	701e      	strb	r6, [r3, #0]
 8007a1e:	6962      	ldr	r2, [r4, #20]
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d004      	beq.n	8007a30 <__swbuf_r+0x6e>
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	07db      	lsls	r3, r3, #31
 8007a2a:	d5e1      	bpl.n	80079f0 <__swbuf_r+0x2e>
 8007a2c:	2e0a      	cmp	r6, #10
 8007a2e:	d1df      	bne.n	80079f0 <__swbuf_r+0x2e>
 8007a30:	4621      	mov	r1, r4
 8007a32:	4628      	mov	r0, r5
 8007a34:	f001 fec8 	bl	80097c8 <_fflush_r>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	d0d9      	beq.n	80079f0 <__swbuf_r+0x2e>
 8007a3c:	e7d6      	b.n	80079ec <__swbuf_r+0x2a>
	...

08007a40 <__swsetup_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4b29      	ldr	r3, [pc, #164]	@ (8007ae8 <__swsetup_r+0xa8>)
 8007a44:	4605      	mov	r5, r0
 8007a46:	6818      	ldr	r0, [r3, #0]
 8007a48:	460c      	mov	r4, r1
 8007a4a:	b118      	cbz	r0, 8007a54 <__swsetup_r+0x14>
 8007a4c:	6a03      	ldr	r3, [r0, #32]
 8007a4e:	b90b      	cbnz	r3, 8007a54 <__swsetup_r+0x14>
 8007a50:	f7ff feae 	bl	80077b0 <__sinit>
 8007a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a58:	0719      	lsls	r1, r3, #28
 8007a5a:	d422      	bmi.n	8007aa2 <__swsetup_r+0x62>
 8007a5c:	06da      	lsls	r2, r3, #27
 8007a5e:	d407      	bmi.n	8007a70 <__swsetup_r+0x30>
 8007a60:	2209      	movs	r2, #9
 8007a62:	602a      	str	r2, [r5, #0]
 8007a64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a68:	81a3      	strh	r3, [r4, #12]
 8007a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6e:	e033      	b.n	8007ad8 <__swsetup_r+0x98>
 8007a70:	0758      	lsls	r0, r3, #29
 8007a72:	d512      	bpl.n	8007a9a <__swsetup_r+0x5a>
 8007a74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a76:	b141      	cbz	r1, 8007a8a <__swsetup_r+0x4a>
 8007a78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a7c:	4299      	cmp	r1, r3
 8007a7e:	d002      	beq.n	8007a86 <__swsetup_r+0x46>
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 ff01 	bl	8008888 <_free_r>
 8007a86:	2300      	movs	r3, #0
 8007a88:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a8a:	89a3      	ldrh	r3, [r4, #12]
 8007a8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	2300      	movs	r3, #0
 8007a94:	6063      	str	r3, [r4, #4]
 8007a96:	6923      	ldr	r3, [r4, #16]
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f043 0308 	orr.w	r3, r3, #8
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	b94b      	cbnz	r3, 8007aba <__swsetup_r+0x7a>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ab0:	d003      	beq.n	8007aba <__swsetup_r+0x7a>
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	f001 fed5 	bl	8009864 <__smakebuf_r>
 8007aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007abe:	f013 0201 	ands.w	r2, r3, #1
 8007ac2:	d00a      	beq.n	8007ada <__swsetup_r+0x9a>
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	60a2      	str	r2, [r4, #8]
 8007ac8:	6962      	ldr	r2, [r4, #20]
 8007aca:	4252      	negs	r2, r2
 8007acc:	61a2      	str	r2, [r4, #24]
 8007ace:	6922      	ldr	r2, [r4, #16]
 8007ad0:	b942      	cbnz	r2, 8007ae4 <__swsetup_r+0xa4>
 8007ad2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ad6:	d1c5      	bne.n	8007a64 <__swsetup_r+0x24>
 8007ad8:	bd38      	pop	{r3, r4, r5, pc}
 8007ada:	0799      	lsls	r1, r3, #30
 8007adc:	bf58      	it	pl
 8007ade:	6962      	ldrpl	r2, [r4, #20]
 8007ae0:	60a2      	str	r2, [r4, #8]
 8007ae2:	e7f4      	b.n	8007ace <__swsetup_r+0x8e>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	e7f7      	b.n	8007ad8 <__swsetup_r+0x98>
 8007ae8:	20000018 	.word	0x20000018

08007aec <memset>:
 8007aec:	4402      	add	r2, r0
 8007aee:	4603      	mov	r3, r0
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d100      	bne.n	8007af6 <memset+0xa>
 8007af4:	4770      	bx	lr
 8007af6:	f803 1b01 	strb.w	r1, [r3], #1
 8007afa:	e7f9      	b.n	8007af0 <memset+0x4>

08007afc <_localeconv_r>:
 8007afc:	4800      	ldr	r0, [pc, #0]	@ (8007b00 <_localeconv_r+0x4>)
 8007afe:	4770      	bx	lr
 8007b00:	20000158 	.word	0x20000158

08007b04 <_close_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4d06      	ldr	r5, [pc, #24]	@ (8007b20 <_close_r+0x1c>)
 8007b08:	2300      	movs	r3, #0
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	602b      	str	r3, [r5, #0]
 8007b10:	f7fa f8f0 	bl	8001cf4 <_close>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_close_r+0x1a>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_close_r+0x1a>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	20000570 	.word	0x20000570

08007b24 <_lseek_r>:
 8007b24:	b538      	push	{r3, r4, r5, lr}
 8007b26:	4d07      	ldr	r5, [pc, #28]	@ (8007b44 <_lseek_r+0x20>)
 8007b28:	4604      	mov	r4, r0
 8007b2a:	4608      	mov	r0, r1
 8007b2c:	4611      	mov	r1, r2
 8007b2e:	2200      	movs	r2, #0
 8007b30:	602a      	str	r2, [r5, #0]
 8007b32:	461a      	mov	r2, r3
 8007b34:	f7fa f905 	bl	8001d42 <_lseek>
 8007b38:	1c43      	adds	r3, r0, #1
 8007b3a:	d102      	bne.n	8007b42 <_lseek_r+0x1e>
 8007b3c:	682b      	ldr	r3, [r5, #0]
 8007b3e:	b103      	cbz	r3, 8007b42 <_lseek_r+0x1e>
 8007b40:	6023      	str	r3, [r4, #0]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	20000570 	.word	0x20000570

08007b48 <_read_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4d07      	ldr	r5, [pc, #28]	@ (8007b68 <_read_r+0x20>)
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	4608      	mov	r0, r1
 8007b50:	4611      	mov	r1, r2
 8007b52:	2200      	movs	r2, #0
 8007b54:	602a      	str	r2, [r5, #0]
 8007b56:	461a      	mov	r2, r3
 8007b58:	f7fa f893 	bl	8001c82 <_read>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_read_r+0x1e>
 8007b60:	682b      	ldr	r3, [r5, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_read_r+0x1e>
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	20000570 	.word	0x20000570

08007b6c <_write_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	4d07      	ldr	r5, [pc, #28]	@ (8007b8c <_write_r+0x20>)
 8007b70:	4604      	mov	r4, r0
 8007b72:	4608      	mov	r0, r1
 8007b74:	4611      	mov	r1, r2
 8007b76:	2200      	movs	r2, #0
 8007b78:	602a      	str	r2, [r5, #0]
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	f7fa f89e 	bl	8001cbc <_write>
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	d102      	bne.n	8007b8a <_write_r+0x1e>
 8007b84:	682b      	ldr	r3, [r5, #0]
 8007b86:	b103      	cbz	r3, 8007b8a <_write_r+0x1e>
 8007b88:	6023      	str	r3, [r4, #0]
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
 8007b8c:	20000570 	.word	0x20000570

08007b90 <__errno>:
 8007b90:	4b01      	ldr	r3, [pc, #4]	@ (8007b98 <__errno+0x8>)
 8007b92:	6818      	ldr	r0, [r3, #0]
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	20000018 	.word	0x20000018

08007b9c <__libc_init_array>:
 8007b9c:	b570      	push	{r4, r5, r6, lr}
 8007b9e:	4d0d      	ldr	r5, [pc, #52]	@ (8007bd4 <__libc_init_array+0x38>)
 8007ba0:	4c0d      	ldr	r4, [pc, #52]	@ (8007bd8 <__libc_init_array+0x3c>)
 8007ba2:	1b64      	subs	r4, r4, r5
 8007ba4:	10a4      	asrs	r4, r4, #2
 8007ba6:	2600      	movs	r6, #0
 8007ba8:	42a6      	cmp	r6, r4
 8007baa:	d109      	bne.n	8007bc0 <__libc_init_array+0x24>
 8007bac:	4d0b      	ldr	r5, [pc, #44]	@ (8007bdc <__libc_init_array+0x40>)
 8007bae:	4c0c      	ldr	r4, [pc, #48]	@ (8007be0 <__libc_init_array+0x44>)
 8007bb0:	f001 ffd4 	bl	8009b5c <_init>
 8007bb4:	1b64      	subs	r4, r4, r5
 8007bb6:	10a4      	asrs	r4, r4, #2
 8007bb8:	2600      	movs	r6, #0
 8007bba:	42a6      	cmp	r6, r4
 8007bbc:	d105      	bne.n	8007bca <__libc_init_array+0x2e>
 8007bbe:	bd70      	pop	{r4, r5, r6, pc}
 8007bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bc4:	4798      	blx	r3
 8007bc6:	3601      	adds	r6, #1
 8007bc8:	e7ee      	b.n	8007ba8 <__libc_init_array+0xc>
 8007bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bce:	4798      	blx	r3
 8007bd0:	3601      	adds	r6, #1
 8007bd2:	e7f2      	b.n	8007bba <__libc_init_array+0x1e>
 8007bd4:	08009fb0 	.word	0x08009fb0
 8007bd8:	08009fb0 	.word	0x08009fb0
 8007bdc:	08009fb0 	.word	0x08009fb0
 8007be0:	08009fb4 	.word	0x08009fb4

08007be4 <__retarget_lock_init_recursive>:
 8007be4:	4770      	bx	lr

08007be6 <__retarget_lock_acquire_recursive>:
 8007be6:	4770      	bx	lr

08007be8 <__retarget_lock_release_recursive>:
 8007be8:	4770      	bx	lr

08007bea <quorem>:
 8007bea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bee:	6903      	ldr	r3, [r0, #16]
 8007bf0:	690c      	ldr	r4, [r1, #16]
 8007bf2:	42a3      	cmp	r3, r4
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	db7e      	blt.n	8007cf6 <quorem+0x10c>
 8007bf8:	3c01      	subs	r4, #1
 8007bfa:	f101 0814 	add.w	r8, r1, #20
 8007bfe:	00a3      	lsls	r3, r4, #2
 8007c00:	f100 0514 	add.w	r5, r0, #20
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c0a:	9301      	str	r3, [sp, #4]
 8007c0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c14:	3301      	adds	r3, #1
 8007c16:	429a      	cmp	r2, r3
 8007c18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c20:	d32e      	bcc.n	8007c80 <quorem+0x96>
 8007c22:	f04f 0a00 	mov.w	sl, #0
 8007c26:	46c4      	mov	ip, r8
 8007c28:	46ae      	mov	lr, r5
 8007c2a:	46d3      	mov	fp, sl
 8007c2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c30:	b298      	uxth	r0, r3
 8007c32:	fb06 a000 	mla	r0, r6, r0, sl
 8007c36:	0c02      	lsrs	r2, r0, #16
 8007c38:	0c1b      	lsrs	r3, r3, #16
 8007c3a:	fb06 2303 	mla	r3, r6, r3, r2
 8007c3e:	f8de 2000 	ldr.w	r2, [lr]
 8007c42:	b280      	uxth	r0, r0
 8007c44:	b292      	uxth	r2, r2
 8007c46:	1a12      	subs	r2, r2, r0
 8007c48:	445a      	add	r2, fp
 8007c4a:	f8de 0000 	ldr.w	r0, [lr]
 8007c4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c58:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c5c:	b292      	uxth	r2, r2
 8007c5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c62:	45e1      	cmp	r9, ip
 8007c64:	f84e 2b04 	str.w	r2, [lr], #4
 8007c68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c6c:	d2de      	bcs.n	8007c2c <quorem+0x42>
 8007c6e:	9b00      	ldr	r3, [sp, #0]
 8007c70:	58eb      	ldr	r3, [r5, r3]
 8007c72:	b92b      	cbnz	r3, 8007c80 <quorem+0x96>
 8007c74:	9b01      	ldr	r3, [sp, #4]
 8007c76:	3b04      	subs	r3, #4
 8007c78:	429d      	cmp	r5, r3
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	d32f      	bcc.n	8007cde <quorem+0xf4>
 8007c7e:	613c      	str	r4, [r7, #16]
 8007c80:	4638      	mov	r0, r7
 8007c82:	f001 f97b 	bl	8008f7c <__mcmp>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	db25      	blt.n	8007cd6 <quorem+0xec>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c92:	f8d1 c000 	ldr.w	ip, [r1]
 8007c96:	fa1f fe82 	uxth.w	lr, r2
 8007c9a:	fa1f f38c 	uxth.w	r3, ip
 8007c9e:	eba3 030e 	sub.w	r3, r3, lr
 8007ca2:	4403      	add	r3, r0
 8007ca4:	0c12      	lsrs	r2, r2, #16
 8007ca6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007caa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb4:	45c1      	cmp	r9, r8
 8007cb6:	f841 3b04 	str.w	r3, [r1], #4
 8007cba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007cbe:	d2e6      	bcs.n	8007c8e <quorem+0xa4>
 8007cc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cc8:	b922      	cbnz	r2, 8007cd4 <quorem+0xea>
 8007cca:	3b04      	subs	r3, #4
 8007ccc:	429d      	cmp	r5, r3
 8007cce:	461a      	mov	r2, r3
 8007cd0:	d30b      	bcc.n	8007cea <quorem+0x100>
 8007cd2:	613c      	str	r4, [r7, #16]
 8007cd4:	3601      	adds	r6, #1
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	b003      	add	sp, #12
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	6812      	ldr	r2, [r2, #0]
 8007ce0:	3b04      	subs	r3, #4
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	d1cb      	bne.n	8007c7e <quorem+0x94>
 8007ce6:	3c01      	subs	r4, #1
 8007ce8:	e7c6      	b.n	8007c78 <quorem+0x8e>
 8007cea:	6812      	ldr	r2, [r2, #0]
 8007cec:	3b04      	subs	r3, #4
 8007cee:	2a00      	cmp	r2, #0
 8007cf0:	d1ef      	bne.n	8007cd2 <quorem+0xe8>
 8007cf2:	3c01      	subs	r4, #1
 8007cf4:	e7ea      	b.n	8007ccc <quorem+0xe2>
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	e7ee      	b.n	8007cd8 <quorem+0xee>
 8007cfa:	0000      	movs	r0, r0
 8007cfc:	0000      	movs	r0, r0
	...

08007d00 <_dtoa_r>:
 8007d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d04:	69c7      	ldr	r7, [r0, #28]
 8007d06:	b099      	sub	sp, #100	@ 0x64
 8007d08:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007d0c:	ec55 4b10 	vmov	r4, r5, d0
 8007d10:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007d12:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d14:	4683      	mov	fp, r0
 8007d16:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d1a:	b97f      	cbnz	r7, 8007d3c <_dtoa_r+0x3c>
 8007d1c:	2010      	movs	r0, #16
 8007d1e:	f000 fdfd 	bl	800891c <malloc>
 8007d22:	4602      	mov	r2, r0
 8007d24:	f8cb 001c 	str.w	r0, [fp, #28]
 8007d28:	b920      	cbnz	r0, 8007d34 <_dtoa_r+0x34>
 8007d2a:	4ba7      	ldr	r3, [pc, #668]	@ (8007fc8 <_dtoa_r+0x2c8>)
 8007d2c:	21ef      	movs	r1, #239	@ 0xef
 8007d2e:	48a7      	ldr	r0, [pc, #668]	@ (8007fcc <_dtoa_r+0x2cc>)
 8007d30:	f001 fe2e 	bl	8009990 <__assert_func>
 8007d34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d38:	6007      	str	r7, [r0, #0]
 8007d3a:	60c7      	str	r7, [r0, #12]
 8007d3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007d40:	6819      	ldr	r1, [r3, #0]
 8007d42:	b159      	cbz	r1, 8007d5c <_dtoa_r+0x5c>
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	604a      	str	r2, [r1, #4]
 8007d48:	2301      	movs	r3, #1
 8007d4a:	4093      	lsls	r3, r2
 8007d4c:	608b      	str	r3, [r1, #8]
 8007d4e:	4658      	mov	r0, fp
 8007d50:	f000 feda 	bl	8008b08 <_Bfree>
 8007d54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	601a      	str	r2, [r3, #0]
 8007d5c:	1e2b      	subs	r3, r5, #0
 8007d5e:	bfb9      	ittee	lt
 8007d60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d64:	9303      	strlt	r3, [sp, #12]
 8007d66:	2300      	movge	r3, #0
 8007d68:	6033      	strge	r3, [r6, #0]
 8007d6a:	9f03      	ldr	r7, [sp, #12]
 8007d6c:	4b98      	ldr	r3, [pc, #608]	@ (8007fd0 <_dtoa_r+0x2d0>)
 8007d6e:	bfbc      	itt	lt
 8007d70:	2201      	movlt	r2, #1
 8007d72:	6032      	strlt	r2, [r6, #0]
 8007d74:	43bb      	bics	r3, r7
 8007d76:	d112      	bne.n	8007d9e <_dtoa_r+0x9e>
 8007d78:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007d7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d7e:	6013      	str	r3, [r2, #0]
 8007d80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d84:	4323      	orrs	r3, r4
 8007d86:	f000 854d 	beq.w	8008824 <_dtoa_r+0xb24>
 8007d8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007d8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007fe4 <_dtoa_r+0x2e4>
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 854f 	beq.w	8008834 <_dtoa_r+0xb34>
 8007d96:	f10a 0303 	add.w	r3, sl, #3
 8007d9a:	f000 bd49 	b.w	8008830 <_dtoa_r+0xb30>
 8007d9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007da2:	2200      	movs	r2, #0
 8007da4:	ec51 0b17 	vmov	r0, r1, d7
 8007da8:	2300      	movs	r3, #0
 8007daa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007dae:	f7f8 fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 8007db2:	4680      	mov	r8, r0
 8007db4:	b158      	cbz	r0, 8007dce <_dtoa_r+0xce>
 8007db6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007db8:	2301      	movs	r3, #1
 8007dba:	6013      	str	r3, [r2, #0]
 8007dbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007dbe:	b113      	cbz	r3, 8007dc6 <_dtoa_r+0xc6>
 8007dc0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007dc2:	4b84      	ldr	r3, [pc, #528]	@ (8007fd4 <_dtoa_r+0x2d4>)
 8007dc4:	6013      	str	r3, [r2, #0]
 8007dc6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007fe8 <_dtoa_r+0x2e8>
 8007dca:	f000 bd33 	b.w	8008834 <_dtoa_r+0xb34>
 8007dce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007dd2:	aa16      	add	r2, sp, #88	@ 0x58
 8007dd4:	a917      	add	r1, sp, #92	@ 0x5c
 8007dd6:	4658      	mov	r0, fp
 8007dd8:	f001 f980 	bl	80090dc <__d2b>
 8007ddc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007de0:	4681      	mov	r9, r0
 8007de2:	2e00      	cmp	r6, #0
 8007de4:	d077      	beq.n	8007ed6 <_dtoa_r+0x1d6>
 8007de6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007de8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007dec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007df0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007df4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007df8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007dfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007e00:	4619      	mov	r1, r3
 8007e02:	2200      	movs	r2, #0
 8007e04:	4b74      	ldr	r3, [pc, #464]	@ (8007fd8 <_dtoa_r+0x2d8>)
 8007e06:	f7f8 fa47 	bl	8000298 <__aeabi_dsub>
 8007e0a:	a369      	add	r3, pc, #420	@ (adr r3, 8007fb0 <_dtoa_r+0x2b0>)
 8007e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e10:	f7f8 fbfa 	bl	8000608 <__aeabi_dmul>
 8007e14:	a368      	add	r3, pc, #416	@ (adr r3, 8007fb8 <_dtoa_r+0x2b8>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	f7f8 fa3f 	bl	800029c <__adddf3>
 8007e1e:	4604      	mov	r4, r0
 8007e20:	4630      	mov	r0, r6
 8007e22:	460d      	mov	r5, r1
 8007e24:	f7f8 fb86 	bl	8000534 <__aeabi_i2d>
 8007e28:	a365      	add	r3, pc, #404	@ (adr r3, 8007fc0 <_dtoa_r+0x2c0>)
 8007e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2e:	f7f8 fbeb 	bl	8000608 <__aeabi_dmul>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	4620      	mov	r0, r4
 8007e38:	4629      	mov	r1, r5
 8007e3a:	f7f8 fa2f 	bl	800029c <__adddf3>
 8007e3e:	4604      	mov	r4, r0
 8007e40:	460d      	mov	r5, r1
 8007e42:	f7f8 fe91 	bl	8000b68 <__aeabi_d2iz>
 8007e46:	2200      	movs	r2, #0
 8007e48:	4607      	mov	r7, r0
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	4629      	mov	r1, r5
 8007e50:	f7f8 fe4c 	bl	8000aec <__aeabi_dcmplt>
 8007e54:	b140      	cbz	r0, 8007e68 <_dtoa_r+0x168>
 8007e56:	4638      	mov	r0, r7
 8007e58:	f7f8 fb6c 	bl	8000534 <__aeabi_i2d>
 8007e5c:	4622      	mov	r2, r4
 8007e5e:	462b      	mov	r3, r5
 8007e60:	f7f8 fe3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e64:	b900      	cbnz	r0, 8007e68 <_dtoa_r+0x168>
 8007e66:	3f01      	subs	r7, #1
 8007e68:	2f16      	cmp	r7, #22
 8007e6a:	d851      	bhi.n	8007f10 <_dtoa_r+0x210>
 8007e6c:	4b5b      	ldr	r3, [pc, #364]	@ (8007fdc <_dtoa_r+0x2dc>)
 8007e6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e7a:	f7f8 fe37 	bl	8000aec <__aeabi_dcmplt>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	d048      	beq.n	8007f14 <_dtoa_r+0x214>
 8007e82:	3f01      	subs	r7, #1
 8007e84:	2300      	movs	r3, #0
 8007e86:	9312      	str	r3, [sp, #72]	@ 0x48
 8007e88:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007e8a:	1b9b      	subs	r3, r3, r6
 8007e8c:	1e5a      	subs	r2, r3, #1
 8007e8e:	bf44      	itt	mi
 8007e90:	f1c3 0801 	rsbmi	r8, r3, #1
 8007e94:	2300      	movmi	r3, #0
 8007e96:	9208      	str	r2, [sp, #32]
 8007e98:	bf54      	ite	pl
 8007e9a:	f04f 0800 	movpl.w	r8, #0
 8007e9e:	9308      	strmi	r3, [sp, #32]
 8007ea0:	2f00      	cmp	r7, #0
 8007ea2:	db39      	blt.n	8007f18 <_dtoa_r+0x218>
 8007ea4:	9b08      	ldr	r3, [sp, #32]
 8007ea6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007ea8:	443b      	add	r3, r7
 8007eaa:	9308      	str	r3, [sp, #32]
 8007eac:	2300      	movs	r3, #0
 8007eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb2:	2b09      	cmp	r3, #9
 8007eb4:	d864      	bhi.n	8007f80 <_dtoa_r+0x280>
 8007eb6:	2b05      	cmp	r3, #5
 8007eb8:	bfc4      	itt	gt
 8007eba:	3b04      	subgt	r3, #4
 8007ebc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec0:	f1a3 0302 	sub.w	r3, r3, #2
 8007ec4:	bfcc      	ite	gt
 8007ec6:	2400      	movgt	r4, #0
 8007ec8:	2401      	movle	r4, #1
 8007eca:	2b03      	cmp	r3, #3
 8007ecc:	d863      	bhi.n	8007f96 <_dtoa_r+0x296>
 8007ece:	e8df f003 	tbb	[pc, r3]
 8007ed2:	372a      	.short	0x372a
 8007ed4:	5535      	.short	0x5535
 8007ed6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007eda:	441e      	add	r6, r3
 8007edc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ee0:	2b20      	cmp	r3, #32
 8007ee2:	bfc1      	itttt	gt
 8007ee4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ee8:	409f      	lslgt	r7, r3
 8007eea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007eee:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007ef2:	bfd6      	itet	le
 8007ef4:	f1c3 0320 	rsble	r3, r3, #32
 8007ef8:	ea47 0003 	orrgt.w	r0, r7, r3
 8007efc:	fa04 f003 	lslle.w	r0, r4, r3
 8007f00:	f7f8 fb08 	bl	8000514 <__aeabi_ui2d>
 8007f04:	2201      	movs	r2, #1
 8007f06:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007f0a:	3e01      	subs	r6, #1
 8007f0c:	9214      	str	r2, [sp, #80]	@ 0x50
 8007f0e:	e777      	b.n	8007e00 <_dtoa_r+0x100>
 8007f10:	2301      	movs	r3, #1
 8007f12:	e7b8      	b.n	8007e86 <_dtoa_r+0x186>
 8007f14:	9012      	str	r0, [sp, #72]	@ 0x48
 8007f16:	e7b7      	b.n	8007e88 <_dtoa_r+0x188>
 8007f18:	427b      	negs	r3, r7
 8007f1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	eba8 0807 	sub.w	r8, r8, r7
 8007f22:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f24:	e7c4      	b.n	8007eb0 <_dtoa_r+0x1b0>
 8007f26:	2300      	movs	r3, #0
 8007f28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	dc35      	bgt.n	8007f9c <_dtoa_r+0x29c>
 8007f30:	2301      	movs	r3, #1
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	9307      	str	r3, [sp, #28]
 8007f36:	461a      	mov	r2, r3
 8007f38:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f3a:	e00b      	b.n	8007f54 <_dtoa_r+0x254>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e7f3      	b.n	8007f28 <_dtoa_r+0x228>
 8007f40:	2300      	movs	r3, #0
 8007f42:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f46:	18fb      	adds	r3, r7, r3
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	9307      	str	r3, [sp, #28]
 8007f50:	bfb8      	it	lt
 8007f52:	2301      	movlt	r3, #1
 8007f54:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007f58:	2100      	movs	r1, #0
 8007f5a:	2204      	movs	r2, #4
 8007f5c:	f102 0514 	add.w	r5, r2, #20
 8007f60:	429d      	cmp	r5, r3
 8007f62:	d91f      	bls.n	8007fa4 <_dtoa_r+0x2a4>
 8007f64:	6041      	str	r1, [r0, #4]
 8007f66:	4658      	mov	r0, fp
 8007f68:	f000 fd8e 	bl	8008a88 <_Balloc>
 8007f6c:	4682      	mov	sl, r0
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d13c      	bne.n	8007fec <_dtoa_r+0x2ec>
 8007f72:	4b1b      	ldr	r3, [pc, #108]	@ (8007fe0 <_dtoa_r+0x2e0>)
 8007f74:	4602      	mov	r2, r0
 8007f76:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f7a:	e6d8      	b.n	8007d2e <_dtoa_r+0x2e>
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e7e0      	b.n	8007f42 <_dtoa_r+0x242>
 8007f80:	2401      	movs	r4, #1
 8007f82:	2300      	movs	r3, #0
 8007f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f86:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007f88:	f04f 33ff 	mov.w	r3, #4294967295
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	2200      	movs	r2, #0
 8007f92:	2312      	movs	r3, #18
 8007f94:	e7d0      	b.n	8007f38 <_dtoa_r+0x238>
 8007f96:	2301      	movs	r3, #1
 8007f98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f9a:	e7f5      	b.n	8007f88 <_dtoa_r+0x288>
 8007f9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f9e:	9300      	str	r3, [sp, #0]
 8007fa0:	9307      	str	r3, [sp, #28]
 8007fa2:	e7d7      	b.n	8007f54 <_dtoa_r+0x254>
 8007fa4:	3101      	adds	r1, #1
 8007fa6:	0052      	lsls	r2, r2, #1
 8007fa8:	e7d8      	b.n	8007f5c <_dtoa_r+0x25c>
 8007faa:	bf00      	nop
 8007fac:	f3af 8000 	nop.w
 8007fb0:	636f4361 	.word	0x636f4361
 8007fb4:	3fd287a7 	.word	0x3fd287a7
 8007fb8:	8b60c8b3 	.word	0x8b60c8b3
 8007fbc:	3fc68a28 	.word	0x3fc68a28
 8007fc0:	509f79fb 	.word	0x509f79fb
 8007fc4:	3fd34413 	.word	0x3fd34413
 8007fc8:	08009c79 	.word	0x08009c79
 8007fcc:	08009c90 	.word	0x08009c90
 8007fd0:	7ff00000 	.word	0x7ff00000
 8007fd4:	08009c49 	.word	0x08009c49
 8007fd8:	3ff80000 	.word	0x3ff80000
 8007fdc:	08009d88 	.word	0x08009d88
 8007fe0:	08009ce8 	.word	0x08009ce8
 8007fe4:	08009c75 	.word	0x08009c75
 8007fe8:	08009c48 	.word	0x08009c48
 8007fec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ff0:	6018      	str	r0, [r3, #0]
 8007ff2:	9b07      	ldr	r3, [sp, #28]
 8007ff4:	2b0e      	cmp	r3, #14
 8007ff6:	f200 80a4 	bhi.w	8008142 <_dtoa_r+0x442>
 8007ffa:	2c00      	cmp	r4, #0
 8007ffc:	f000 80a1 	beq.w	8008142 <_dtoa_r+0x442>
 8008000:	2f00      	cmp	r7, #0
 8008002:	dd33      	ble.n	800806c <_dtoa_r+0x36c>
 8008004:	4bad      	ldr	r3, [pc, #692]	@ (80082bc <_dtoa_r+0x5bc>)
 8008006:	f007 020f 	and.w	r2, r7, #15
 800800a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800800e:	ed93 7b00 	vldr	d7, [r3]
 8008012:	05f8      	lsls	r0, r7, #23
 8008014:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008018:	ea4f 1427 	mov.w	r4, r7, asr #4
 800801c:	d516      	bpl.n	800804c <_dtoa_r+0x34c>
 800801e:	4ba8      	ldr	r3, [pc, #672]	@ (80082c0 <_dtoa_r+0x5c0>)
 8008020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008024:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008028:	f7f8 fc18 	bl	800085c <__aeabi_ddiv>
 800802c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008030:	f004 040f 	and.w	r4, r4, #15
 8008034:	2603      	movs	r6, #3
 8008036:	4da2      	ldr	r5, [pc, #648]	@ (80082c0 <_dtoa_r+0x5c0>)
 8008038:	b954      	cbnz	r4, 8008050 <_dtoa_r+0x350>
 800803a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800803e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008042:	f7f8 fc0b 	bl	800085c <__aeabi_ddiv>
 8008046:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800804a:	e028      	b.n	800809e <_dtoa_r+0x39e>
 800804c:	2602      	movs	r6, #2
 800804e:	e7f2      	b.n	8008036 <_dtoa_r+0x336>
 8008050:	07e1      	lsls	r1, r4, #31
 8008052:	d508      	bpl.n	8008066 <_dtoa_r+0x366>
 8008054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800805c:	f7f8 fad4 	bl	8000608 <__aeabi_dmul>
 8008060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008064:	3601      	adds	r6, #1
 8008066:	1064      	asrs	r4, r4, #1
 8008068:	3508      	adds	r5, #8
 800806a:	e7e5      	b.n	8008038 <_dtoa_r+0x338>
 800806c:	f000 80d2 	beq.w	8008214 <_dtoa_r+0x514>
 8008070:	427c      	negs	r4, r7
 8008072:	4b92      	ldr	r3, [pc, #584]	@ (80082bc <_dtoa_r+0x5bc>)
 8008074:	4d92      	ldr	r5, [pc, #584]	@ (80082c0 <_dtoa_r+0x5c0>)
 8008076:	f004 020f 	and.w	r2, r4, #15
 800807a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800807e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008082:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008086:	f7f8 fabf 	bl	8000608 <__aeabi_dmul>
 800808a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800808e:	1124      	asrs	r4, r4, #4
 8008090:	2300      	movs	r3, #0
 8008092:	2602      	movs	r6, #2
 8008094:	2c00      	cmp	r4, #0
 8008096:	f040 80b2 	bne.w	80081fe <_dtoa_r+0x4fe>
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1d3      	bne.n	8008046 <_dtoa_r+0x346>
 800809e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80080a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80b7 	beq.w	8008218 <_dtoa_r+0x518>
 80080aa:	4b86      	ldr	r3, [pc, #536]	@ (80082c4 <_dtoa_r+0x5c4>)
 80080ac:	2200      	movs	r2, #0
 80080ae:	4620      	mov	r0, r4
 80080b0:	4629      	mov	r1, r5
 80080b2:	f7f8 fd1b 	bl	8000aec <__aeabi_dcmplt>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	f000 80ae 	beq.w	8008218 <_dtoa_r+0x518>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80aa 	beq.w	8008218 <_dtoa_r+0x518>
 80080c4:	9b00      	ldr	r3, [sp, #0]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	dd37      	ble.n	800813a <_dtoa_r+0x43a>
 80080ca:	1e7b      	subs	r3, r7, #1
 80080cc:	9304      	str	r3, [sp, #16]
 80080ce:	4620      	mov	r0, r4
 80080d0:	4b7d      	ldr	r3, [pc, #500]	@ (80082c8 <_dtoa_r+0x5c8>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	4629      	mov	r1, r5
 80080d6:	f7f8 fa97 	bl	8000608 <__aeabi_dmul>
 80080da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080de:	9c00      	ldr	r4, [sp, #0]
 80080e0:	3601      	adds	r6, #1
 80080e2:	4630      	mov	r0, r6
 80080e4:	f7f8 fa26 	bl	8000534 <__aeabi_i2d>
 80080e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080ec:	f7f8 fa8c 	bl	8000608 <__aeabi_dmul>
 80080f0:	4b76      	ldr	r3, [pc, #472]	@ (80082cc <_dtoa_r+0x5cc>)
 80080f2:	2200      	movs	r2, #0
 80080f4:	f7f8 f8d2 	bl	800029c <__adddf3>
 80080f8:	4605      	mov	r5, r0
 80080fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080fe:	2c00      	cmp	r4, #0
 8008100:	f040 808d 	bne.w	800821e <_dtoa_r+0x51e>
 8008104:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008108:	4b71      	ldr	r3, [pc, #452]	@ (80082d0 <_dtoa_r+0x5d0>)
 800810a:	2200      	movs	r2, #0
 800810c:	f7f8 f8c4 	bl	8000298 <__aeabi_dsub>
 8008110:	4602      	mov	r2, r0
 8008112:	460b      	mov	r3, r1
 8008114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008118:	462a      	mov	r2, r5
 800811a:	4633      	mov	r3, r6
 800811c:	f7f8 fd04 	bl	8000b28 <__aeabi_dcmpgt>
 8008120:	2800      	cmp	r0, #0
 8008122:	f040 828b 	bne.w	800863c <_dtoa_r+0x93c>
 8008126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800812a:	462a      	mov	r2, r5
 800812c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008130:	f7f8 fcdc 	bl	8000aec <__aeabi_dcmplt>
 8008134:	2800      	cmp	r0, #0
 8008136:	f040 8128 	bne.w	800838a <_dtoa_r+0x68a>
 800813a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800813e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008142:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008144:	2b00      	cmp	r3, #0
 8008146:	f2c0 815a 	blt.w	80083fe <_dtoa_r+0x6fe>
 800814a:	2f0e      	cmp	r7, #14
 800814c:	f300 8157 	bgt.w	80083fe <_dtoa_r+0x6fe>
 8008150:	4b5a      	ldr	r3, [pc, #360]	@ (80082bc <_dtoa_r+0x5bc>)
 8008152:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008156:	ed93 7b00 	vldr	d7, [r3]
 800815a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800815c:	2b00      	cmp	r3, #0
 800815e:	ed8d 7b00 	vstr	d7, [sp]
 8008162:	da03      	bge.n	800816c <_dtoa_r+0x46c>
 8008164:	9b07      	ldr	r3, [sp, #28]
 8008166:	2b00      	cmp	r3, #0
 8008168:	f340 8101 	ble.w	800836e <_dtoa_r+0x66e>
 800816c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008170:	4656      	mov	r6, sl
 8008172:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fb6f 	bl	800085c <__aeabi_ddiv>
 800817e:	f7f8 fcf3 	bl	8000b68 <__aeabi_d2iz>
 8008182:	4680      	mov	r8, r0
 8008184:	f7f8 f9d6 	bl	8000534 <__aeabi_i2d>
 8008188:	e9dd 2300 	ldrd	r2, r3, [sp]
 800818c:	f7f8 fa3c 	bl	8000608 <__aeabi_dmul>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4620      	mov	r0, r4
 8008196:	4629      	mov	r1, r5
 8008198:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800819c:	f7f8 f87c 	bl	8000298 <__aeabi_dsub>
 80081a0:	f806 4b01 	strb.w	r4, [r6], #1
 80081a4:	9d07      	ldr	r5, [sp, #28]
 80081a6:	eba6 040a 	sub.w	r4, r6, sl
 80081aa:	42a5      	cmp	r5, r4
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	f040 8117 	bne.w	80083e2 <_dtoa_r+0x6e2>
 80081b4:	f7f8 f872 	bl	800029c <__adddf3>
 80081b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081bc:	4604      	mov	r4, r0
 80081be:	460d      	mov	r5, r1
 80081c0:	f7f8 fcb2 	bl	8000b28 <__aeabi_dcmpgt>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	f040 80f9 	bne.w	80083bc <_dtoa_r+0x6bc>
 80081ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081ce:	4620      	mov	r0, r4
 80081d0:	4629      	mov	r1, r5
 80081d2:	f7f8 fc81 	bl	8000ad8 <__aeabi_dcmpeq>
 80081d6:	b118      	cbz	r0, 80081e0 <_dtoa_r+0x4e0>
 80081d8:	f018 0f01 	tst.w	r8, #1
 80081dc:	f040 80ee 	bne.w	80083bc <_dtoa_r+0x6bc>
 80081e0:	4649      	mov	r1, r9
 80081e2:	4658      	mov	r0, fp
 80081e4:	f000 fc90 	bl	8008b08 <_Bfree>
 80081e8:	2300      	movs	r3, #0
 80081ea:	7033      	strb	r3, [r6, #0]
 80081ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80081ee:	3701      	adds	r7, #1
 80081f0:	601f      	str	r7, [r3, #0]
 80081f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 831d 	beq.w	8008834 <_dtoa_r+0xb34>
 80081fa:	601e      	str	r6, [r3, #0]
 80081fc:	e31a      	b.n	8008834 <_dtoa_r+0xb34>
 80081fe:	07e2      	lsls	r2, r4, #31
 8008200:	d505      	bpl.n	800820e <_dtoa_r+0x50e>
 8008202:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008206:	f7f8 f9ff 	bl	8000608 <__aeabi_dmul>
 800820a:	3601      	adds	r6, #1
 800820c:	2301      	movs	r3, #1
 800820e:	1064      	asrs	r4, r4, #1
 8008210:	3508      	adds	r5, #8
 8008212:	e73f      	b.n	8008094 <_dtoa_r+0x394>
 8008214:	2602      	movs	r6, #2
 8008216:	e742      	b.n	800809e <_dtoa_r+0x39e>
 8008218:	9c07      	ldr	r4, [sp, #28]
 800821a:	9704      	str	r7, [sp, #16]
 800821c:	e761      	b.n	80080e2 <_dtoa_r+0x3e2>
 800821e:	4b27      	ldr	r3, [pc, #156]	@ (80082bc <_dtoa_r+0x5bc>)
 8008220:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008222:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008226:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800822a:	4454      	add	r4, sl
 800822c:	2900      	cmp	r1, #0
 800822e:	d053      	beq.n	80082d8 <_dtoa_r+0x5d8>
 8008230:	4928      	ldr	r1, [pc, #160]	@ (80082d4 <_dtoa_r+0x5d4>)
 8008232:	2000      	movs	r0, #0
 8008234:	f7f8 fb12 	bl	800085c <__aeabi_ddiv>
 8008238:	4633      	mov	r3, r6
 800823a:	462a      	mov	r2, r5
 800823c:	f7f8 f82c 	bl	8000298 <__aeabi_dsub>
 8008240:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008244:	4656      	mov	r6, sl
 8008246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800824a:	f7f8 fc8d 	bl	8000b68 <__aeabi_d2iz>
 800824e:	4605      	mov	r5, r0
 8008250:	f7f8 f970 	bl	8000534 <__aeabi_i2d>
 8008254:	4602      	mov	r2, r0
 8008256:	460b      	mov	r3, r1
 8008258:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800825c:	f7f8 f81c 	bl	8000298 <__aeabi_dsub>
 8008260:	3530      	adds	r5, #48	@ 0x30
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800826a:	f806 5b01 	strb.w	r5, [r6], #1
 800826e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008272:	f7f8 fc3b 	bl	8000aec <__aeabi_dcmplt>
 8008276:	2800      	cmp	r0, #0
 8008278:	d171      	bne.n	800835e <_dtoa_r+0x65e>
 800827a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800827e:	4911      	ldr	r1, [pc, #68]	@ (80082c4 <_dtoa_r+0x5c4>)
 8008280:	2000      	movs	r0, #0
 8008282:	f7f8 f809 	bl	8000298 <__aeabi_dsub>
 8008286:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800828a:	f7f8 fc2f 	bl	8000aec <__aeabi_dcmplt>
 800828e:	2800      	cmp	r0, #0
 8008290:	f040 8095 	bne.w	80083be <_dtoa_r+0x6be>
 8008294:	42a6      	cmp	r6, r4
 8008296:	f43f af50 	beq.w	800813a <_dtoa_r+0x43a>
 800829a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800829e:	4b0a      	ldr	r3, [pc, #40]	@ (80082c8 <_dtoa_r+0x5c8>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	f7f8 f9b1 	bl	8000608 <__aeabi_dmul>
 80082a6:	4b08      	ldr	r3, [pc, #32]	@ (80082c8 <_dtoa_r+0x5c8>)
 80082a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082ac:	2200      	movs	r2, #0
 80082ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082b2:	f7f8 f9a9 	bl	8000608 <__aeabi_dmul>
 80082b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082ba:	e7c4      	b.n	8008246 <_dtoa_r+0x546>
 80082bc:	08009d88 	.word	0x08009d88
 80082c0:	08009d60 	.word	0x08009d60
 80082c4:	3ff00000 	.word	0x3ff00000
 80082c8:	40240000 	.word	0x40240000
 80082cc:	401c0000 	.word	0x401c0000
 80082d0:	40140000 	.word	0x40140000
 80082d4:	3fe00000 	.word	0x3fe00000
 80082d8:	4631      	mov	r1, r6
 80082da:	4628      	mov	r0, r5
 80082dc:	f7f8 f994 	bl	8000608 <__aeabi_dmul>
 80082e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082e4:	9415      	str	r4, [sp, #84]	@ 0x54
 80082e6:	4656      	mov	r6, sl
 80082e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082ec:	f7f8 fc3c 	bl	8000b68 <__aeabi_d2iz>
 80082f0:	4605      	mov	r5, r0
 80082f2:	f7f8 f91f 	bl	8000534 <__aeabi_i2d>
 80082f6:	4602      	mov	r2, r0
 80082f8:	460b      	mov	r3, r1
 80082fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082fe:	f7f7 ffcb 	bl	8000298 <__aeabi_dsub>
 8008302:	3530      	adds	r5, #48	@ 0x30
 8008304:	f806 5b01 	strb.w	r5, [r6], #1
 8008308:	4602      	mov	r2, r0
 800830a:	460b      	mov	r3, r1
 800830c:	42a6      	cmp	r6, r4
 800830e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008312:	f04f 0200 	mov.w	r2, #0
 8008316:	d124      	bne.n	8008362 <_dtoa_r+0x662>
 8008318:	4bac      	ldr	r3, [pc, #688]	@ (80085cc <_dtoa_r+0x8cc>)
 800831a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800831e:	f7f7 ffbd 	bl	800029c <__adddf3>
 8008322:	4602      	mov	r2, r0
 8008324:	460b      	mov	r3, r1
 8008326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800832a:	f7f8 fbfd 	bl	8000b28 <__aeabi_dcmpgt>
 800832e:	2800      	cmp	r0, #0
 8008330:	d145      	bne.n	80083be <_dtoa_r+0x6be>
 8008332:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008336:	49a5      	ldr	r1, [pc, #660]	@ (80085cc <_dtoa_r+0x8cc>)
 8008338:	2000      	movs	r0, #0
 800833a:	f7f7 ffad 	bl	8000298 <__aeabi_dsub>
 800833e:	4602      	mov	r2, r0
 8008340:	460b      	mov	r3, r1
 8008342:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008346:	f7f8 fbd1 	bl	8000aec <__aeabi_dcmplt>
 800834a:	2800      	cmp	r0, #0
 800834c:	f43f aef5 	beq.w	800813a <_dtoa_r+0x43a>
 8008350:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008352:	1e73      	subs	r3, r6, #1
 8008354:	9315      	str	r3, [sp, #84]	@ 0x54
 8008356:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800835a:	2b30      	cmp	r3, #48	@ 0x30
 800835c:	d0f8      	beq.n	8008350 <_dtoa_r+0x650>
 800835e:	9f04      	ldr	r7, [sp, #16]
 8008360:	e73e      	b.n	80081e0 <_dtoa_r+0x4e0>
 8008362:	4b9b      	ldr	r3, [pc, #620]	@ (80085d0 <_dtoa_r+0x8d0>)
 8008364:	f7f8 f950 	bl	8000608 <__aeabi_dmul>
 8008368:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800836c:	e7bc      	b.n	80082e8 <_dtoa_r+0x5e8>
 800836e:	d10c      	bne.n	800838a <_dtoa_r+0x68a>
 8008370:	4b98      	ldr	r3, [pc, #608]	@ (80085d4 <_dtoa_r+0x8d4>)
 8008372:	2200      	movs	r2, #0
 8008374:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008378:	f7f8 f946 	bl	8000608 <__aeabi_dmul>
 800837c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008380:	f7f8 fbc8 	bl	8000b14 <__aeabi_dcmpge>
 8008384:	2800      	cmp	r0, #0
 8008386:	f000 8157 	beq.w	8008638 <_dtoa_r+0x938>
 800838a:	2400      	movs	r4, #0
 800838c:	4625      	mov	r5, r4
 800838e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008390:	43db      	mvns	r3, r3
 8008392:	9304      	str	r3, [sp, #16]
 8008394:	4656      	mov	r6, sl
 8008396:	2700      	movs	r7, #0
 8008398:	4621      	mov	r1, r4
 800839a:	4658      	mov	r0, fp
 800839c:	f000 fbb4 	bl	8008b08 <_Bfree>
 80083a0:	2d00      	cmp	r5, #0
 80083a2:	d0dc      	beq.n	800835e <_dtoa_r+0x65e>
 80083a4:	b12f      	cbz	r7, 80083b2 <_dtoa_r+0x6b2>
 80083a6:	42af      	cmp	r7, r5
 80083a8:	d003      	beq.n	80083b2 <_dtoa_r+0x6b2>
 80083aa:	4639      	mov	r1, r7
 80083ac:	4658      	mov	r0, fp
 80083ae:	f000 fbab 	bl	8008b08 <_Bfree>
 80083b2:	4629      	mov	r1, r5
 80083b4:	4658      	mov	r0, fp
 80083b6:	f000 fba7 	bl	8008b08 <_Bfree>
 80083ba:	e7d0      	b.n	800835e <_dtoa_r+0x65e>
 80083bc:	9704      	str	r7, [sp, #16]
 80083be:	4633      	mov	r3, r6
 80083c0:	461e      	mov	r6, r3
 80083c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083c6:	2a39      	cmp	r2, #57	@ 0x39
 80083c8:	d107      	bne.n	80083da <_dtoa_r+0x6da>
 80083ca:	459a      	cmp	sl, r3
 80083cc:	d1f8      	bne.n	80083c0 <_dtoa_r+0x6c0>
 80083ce:	9a04      	ldr	r2, [sp, #16]
 80083d0:	3201      	adds	r2, #1
 80083d2:	9204      	str	r2, [sp, #16]
 80083d4:	2230      	movs	r2, #48	@ 0x30
 80083d6:	f88a 2000 	strb.w	r2, [sl]
 80083da:	781a      	ldrb	r2, [r3, #0]
 80083dc:	3201      	adds	r2, #1
 80083de:	701a      	strb	r2, [r3, #0]
 80083e0:	e7bd      	b.n	800835e <_dtoa_r+0x65e>
 80083e2:	4b7b      	ldr	r3, [pc, #492]	@ (80085d0 <_dtoa_r+0x8d0>)
 80083e4:	2200      	movs	r2, #0
 80083e6:	f7f8 f90f 	bl	8000608 <__aeabi_dmul>
 80083ea:	2200      	movs	r2, #0
 80083ec:	2300      	movs	r3, #0
 80083ee:	4604      	mov	r4, r0
 80083f0:	460d      	mov	r5, r1
 80083f2:	f7f8 fb71 	bl	8000ad8 <__aeabi_dcmpeq>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	f43f aebb 	beq.w	8008172 <_dtoa_r+0x472>
 80083fc:	e6f0      	b.n	80081e0 <_dtoa_r+0x4e0>
 80083fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008400:	2a00      	cmp	r2, #0
 8008402:	f000 80db 	beq.w	80085bc <_dtoa_r+0x8bc>
 8008406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008408:	2a01      	cmp	r2, #1
 800840a:	f300 80bf 	bgt.w	800858c <_dtoa_r+0x88c>
 800840e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008410:	2a00      	cmp	r2, #0
 8008412:	f000 80b7 	beq.w	8008584 <_dtoa_r+0x884>
 8008416:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800841a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800841c:	4646      	mov	r6, r8
 800841e:	9a08      	ldr	r2, [sp, #32]
 8008420:	2101      	movs	r1, #1
 8008422:	441a      	add	r2, r3
 8008424:	4658      	mov	r0, fp
 8008426:	4498      	add	r8, r3
 8008428:	9208      	str	r2, [sp, #32]
 800842a:	f000 fc21 	bl	8008c70 <__i2b>
 800842e:	4605      	mov	r5, r0
 8008430:	b15e      	cbz	r6, 800844a <_dtoa_r+0x74a>
 8008432:	9b08      	ldr	r3, [sp, #32]
 8008434:	2b00      	cmp	r3, #0
 8008436:	dd08      	ble.n	800844a <_dtoa_r+0x74a>
 8008438:	42b3      	cmp	r3, r6
 800843a:	9a08      	ldr	r2, [sp, #32]
 800843c:	bfa8      	it	ge
 800843e:	4633      	movge	r3, r6
 8008440:	eba8 0803 	sub.w	r8, r8, r3
 8008444:	1af6      	subs	r6, r6, r3
 8008446:	1ad3      	subs	r3, r2, r3
 8008448:	9308      	str	r3, [sp, #32]
 800844a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800844c:	b1f3      	cbz	r3, 800848c <_dtoa_r+0x78c>
 800844e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008450:	2b00      	cmp	r3, #0
 8008452:	f000 80b7 	beq.w	80085c4 <_dtoa_r+0x8c4>
 8008456:	b18c      	cbz	r4, 800847c <_dtoa_r+0x77c>
 8008458:	4629      	mov	r1, r5
 800845a:	4622      	mov	r2, r4
 800845c:	4658      	mov	r0, fp
 800845e:	f000 fcc7 	bl	8008df0 <__pow5mult>
 8008462:	464a      	mov	r2, r9
 8008464:	4601      	mov	r1, r0
 8008466:	4605      	mov	r5, r0
 8008468:	4658      	mov	r0, fp
 800846a:	f000 fc17 	bl	8008c9c <__multiply>
 800846e:	4649      	mov	r1, r9
 8008470:	9004      	str	r0, [sp, #16]
 8008472:	4658      	mov	r0, fp
 8008474:	f000 fb48 	bl	8008b08 <_Bfree>
 8008478:	9b04      	ldr	r3, [sp, #16]
 800847a:	4699      	mov	r9, r3
 800847c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800847e:	1b1a      	subs	r2, r3, r4
 8008480:	d004      	beq.n	800848c <_dtoa_r+0x78c>
 8008482:	4649      	mov	r1, r9
 8008484:	4658      	mov	r0, fp
 8008486:	f000 fcb3 	bl	8008df0 <__pow5mult>
 800848a:	4681      	mov	r9, r0
 800848c:	2101      	movs	r1, #1
 800848e:	4658      	mov	r0, fp
 8008490:	f000 fbee 	bl	8008c70 <__i2b>
 8008494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008496:	4604      	mov	r4, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	f000 81cf 	beq.w	800883c <_dtoa_r+0xb3c>
 800849e:	461a      	mov	r2, r3
 80084a0:	4601      	mov	r1, r0
 80084a2:	4658      	mov	r0, fp
 80084a4:	f000 fca4 	bl	8008df0 <__pow5mult>
 80084a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	4604      	mov	r4, r0
 80084ae:	f300 8095 	bgt.w	80085dc <_dtoa_r+0x8dc>
 80084b2:	9b02      	ldr	r3, [sp, #8]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f040 8087 	bne.w	80085c8 <_dtoa_r+0x8c8>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f040 8089 	bne.w	80085d8 <_dtoa_r+0x8d8>
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084cc:	0d1b      	lsrs	r3, r3, #20
 80084ce:	051b      	lsls	r3, r3, #20
 80084d0:	b12b      	cbz	r3, 80084de <_dtoa_r+0x7de>
 80084d2:	9b08      	ldr	r3, [sp, #32]
 80084d4:	3301      	adds	r3, #1
 80084d6:	9308      	str	r3, [sp, #32]
 80084d8:	f108 0801 	add.w	r8, r8, #1
 80084dc:	2301      	movs	r3, #1
 80084de:	930a      	str	r3, [sp, #40]	@ 0x28
 80084e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 81b0 	beq.w	8008848 <_dtoa_r+0xb48>
 80084e8:	6923      	ldr	r3, [r4, #16]
 80084ea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084ee:	6918      	ldr	r0, [r3, #16]
 80084f0:	f000 fb72 	bl	8008bd8 <__hi0bits>
 80084f4:	f1c0 0020 	rsb	r0, r0, #32
 80084f8:	9b08      	ldr	r3, [sp, #32]
 80084fa:	4418      	add	r0, r3
 80084fc:	f010 001f 	ands.w	r0, r0, #31
 8008500:	d077      	beq.n	80085f2 <_dtoa_r+0x8f2>
 8008502:	f1c0 0320 	rsb	r3, r0, #32
 8008506:	2b04      	cmp	r3, #4
 8008508:	dd6b      	ble.n	80085e2 <_dtoa_r+0x8e2>
 800850a:	9b08      	ldr	r3, [sp, #32]
 800850c:	f1c0 001c 	rsb	r0, r0, #28
 8008510:	4403      	add	r3, r0
 8008512:	4480      	add	r8, r0
 8008514:	4406      	add	r6, r0
 8008516:	9308      	str	r3, [sp, #32]
 8008518:	f1b8 0f00 	cmp.w	r8, #0
 800851c:	dd05      	ble.n	800852a <_dtoa_r+0x82a>
 800851e:	4649      	mov	r1, r9
 8008520:	4642      	mov	r2, r8
 8008522:	4658      	mov	r0, fp
 8008524:	f000 fcbe 	bl	8008ea4 <__lshift>
 8008528:	4681      	mov	r9, r0
 800852a:	9b08      	ldr	r3, [sp, #32]
 800852c:	2b00      	cmp	r3, #0
 800852e:	dd05      	ble.n	800853c <_dtoa_r+0x83c>
 8008530:	4621      	mov	r1, r4
 8008532:	461a      	mov	r2, r3
 8008534:	4658      	mov	r0, fp
 8008536:	f000 fcb5 	bl	8008ea4 <__lshift>
 800853a:	4604      	mov	r4, r0
 800853c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800853e:	2b00      	cmp	r3, #0
 8008540:	d059      	beq.n	80085f6 <_dtoa_r+0x8f6>
 8008542:	4621      	mov	r1, r4
 8008544:	4648      	mov	r0, r9
 8008546:	f000 fd19 	bl	8008f7c <__mcmp>
 800854a:	2800      	cmp	r0, #0
 800854c:	da53      	bge.n	80085f6 <_dtoa_r+0x8f6>
 800854e:	1e7b      	subs	r3, r7, #1
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	4649      	mov	r1, r9
 8008554:	2300      	movs	r3, #0
 8008556:	220a      	movs	r2, #10
 8008558:	4658      	mov	r0, fp
 800855a:	f000 faf7 	bl	8008b4c <__multadd>
 800855e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008560:	4681      	mov	r9, r0
 8008562:	2b00      	cmp	r3, #0
 8008564:	f000 8172 	beq.w	800884c <_dtoa_r+0xb4c>
 8008568:	2300      	movs	r3, #0
 800856a:	4629      	mov	r1, r5
 800856c:	220a      	movs	r2, #10
 800856e:	4658      	mov	r0, fp
 8008570:	f000 faec 	bl	8008b4c <__multadd>
 8008574:	9b00      	ldr	r3, [sp, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	4605      	mov	r5, r0
 800857a:	dc67      	bgt.n	800864c <_dtoa_r+0x94c>
 800857c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800857e:	2b02      	cmp	r3, #2
 8008580:	dc41      	bgt.n	8008606 <_dtoa_r+0x906>
 8008582:	e063      	b.n	800864c <_dtoa_r+0x94c>
 8008584:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008586:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800858a:	e746      	b.n	800841a <_dtoa_r+0x71a>
 800858c:	9b07      	ldr	r3, [sp, #28]
 800858e:	1e5c      	subs	r4, r3, #1
 8008590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008592:	42a3      	cmp	r3, r4
 8008594:	bfbf      	itttt	lt
 8008596:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008598:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800859a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800859c:	1ae3      	sublt	r3, r4, r3
 800859e:	bfb4      	ite	lt
 80085a0:	18d2      	addlt	r2, r2, r3
 80085a2:	1b1c      	subge	r4, r3, r4
 80085a4:	9b07      	ldr	r3, [sp, #28]
 80085a6:	bfbc      	itt	lt
 80085a8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80085aa:	2400      	movlt	r4, #0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	bfb5      	itete	lt
 80085b0:	eba8 0603 	sublt.w	r6, r8, r3
 80085b4:	9b07      	ldrge	r3, [sp, #28]
 80085b6:	2300      	movlt	r3, #0
 80085b8:	4646      	movge	r6, r8
 80085ba:	e730      	b.n	800841e <_dtoa_r+0x71e>
 80085bc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80085be:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80085c0:	4646      	mov	r6, r8
 80085c2:	e735      	b.n	8008430 <_dtoa_r+0x730>
 80085c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085c6:	e75c      	b.n	8008482 <_dtoa_r+0x782>
 80085c8:	2300      	movs	r3, #0
 80085ca:	e788      	b.n	80084de <_dtoa_r+0x7de>
 80085cc:	3fe00000 	.word	0x3fe00000
 80085d0:	40240000 	.word	0x40240000
 80085d4:	40140000 	.word	0x40140000
 80085d8:	9b02      	ldr	r3, [sp, #8]
 80085da:	e780      	b.n	80084de <_dtoa_r+0x7de>
 80085dc:	2300      	movs	r3, #0
 80085de:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e0:	e782      	b.n	80084e8 <_dtoa_r+0x7e8>
 80085e2:	d099      	beq.n	8008518 <_dtoa_r+0x818>
 80085e4:	9a08      	ldr	r2, [sp, #32]
 80085e6:	331c      	adds	r3, #28
 80085e8:	441a      	add	r2, r3
 80085ea:	4498      	add	r8, r3
 80085ec:	441e      	add	r6, r3
 80085ee:	9208      	str	r2, [sp, #32]
 80085f0:	e792      	b.n	8008518 <_dtoa_r+0x818>
 80085f2:	4603      	mov	r3, r0
 80085f4:	e7f6      	b.n	80085e4 <_dtoa_r+0x8e4>
 80085f6:	9b07      	ldr	r3, [sp, #28]
 80085f8:	9704      	str	r7, [sp, #16]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	dc20      	bgt.n	8008640 <_dtoa_r+0x940>
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008602:	2b02      	cmp	r3, #2
 8008604:	dd1e      	ble.n	8008644 <_dtoa_r+0x944>
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	f47f aec0 	bne.w	800838e <_dtoa_r+0x68e>
 800860e:	4621      	mov	r1, r4
 8008610:	2205      	movs	r2, #5
 8008612:	4658      	mov	r0, fp
 8008614:	f000 fa9a 	bl	8008b4c <__multadd>
 8008618:	4601      	mov	r1, r0
 800861a:	4604      	mov	r4, r0
 800861c:	4648      	mov	r0, r9
 800861e:	f000 fcad 	bl	8008f7c <__mcmp>
 8008622:	2800      	cmp	r0, #0
 8008624:	f77f aeb3 	ble.w	800838e <_dtoa_r+0x68e>
 8008628:	4656      	mov	r6, sl
 800862a:	2331      	movs	r3, #49	@ 0x31
 800862c:	f806 3b01 	strb.w	r3, [r6], #1
 8008630:	9b04      	ldr	r3, [sp, #16]
 8008632:	3301      	adds	r3, #1
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	e6ae      	b.n	8008396 <_dtoa_r+0x696>
 8008638:	9c07      	ldr	r4, [sp, #28]
 800863a:	9704      	str	r7, [sp, #16]
 800863c:	4625      	mov	r5, r4
 800863e:	e7f3      	b.n	8008628 <_dtoa_r+0x928>
 8008640:	9b07      	ldr	r3, [sp, #28]
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008646:	2b00      	cmp	r3, #0
 8008648:	f000 8104 	beq.w	8008854 <_dtoa_r+0xb54>
 800864c:	2e00      	cmp	r6, #0
 800864e:	dd05      	ble.n	800865c <_dtoa_r+0x95c>
 8008650:	4629      	mov	r1, r5
 8008652:	4632      	mov	r2, r6
 8008654:	4658      	mov	r0, fp
 8008656:	f000 fc25 	bl	8008ea4 <__lshift>
 800865a:	4605      	mov	r5, r0
 800865c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800865e:	2b00      	cmp	r3, #0
 8008660:	d05a      	beq.n	8008718 <_dtoa_r+0xa18>
 8008662:	6869      	ldr	r1, [r5, #4]
 8008664:	4658      	mov	r0, fp
 8008666:	f000 fa0f 	bl	8008a88 <_Balloc>
 800866a:	4606      	mov	r6, r0
 800866c:	b928      	cbnz	r0, 800867a <_dtoa_r+0x97a>
 800866e:	4b84      	ldr	r3, [pc, #528]	@ (8008880 <_dtoa_r+0xb80>)
 8008670:	4602      	mov	r2, r0
 8008672:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008676:	f7ff bb5a 	b.w	8007d2e <_dtoa_r+0x2e>
 800867a:	692a      	ldr	r2, [r5, #16]
 800867c:	3202      	adds	r2, #2
 800867e:	0092      	lsls	r2, r2, #2
 8008680:	f105 010c 	add.w	r1, r5, #12
 8008684:	300c      	adds	r0, #12
 8008686:	f001 f975 	bl	8009974 <memcpy>
 800868a:	2201      	movs	r2, #1
 800868c:	4631      	mov	r1, r6
 800868e:	4658      	mov	r0, fp
 8008690:	f000 fc08 	bl	8008ea4 <__lshift>
 8008694:	f10a 0301 	add.w	r3, sl, #1
 8008698:	9307      	str	r3, [sp, #28]
 800869a:	9b00      	ldr	r3, [sp, #0]
 800869c:	4453      	add	r3, sl
 800869e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086a0:	9b02      	ldr	r3, [sp, #8]
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	462f      	mov	r7, r5
 80086a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80086aa:	4605      	mov	r5, r0
 80086ac:	9b07      	ldr	r3, [sp, #28]
 80086ae:	4621      	mov	r1, r4
 80086b0:	3b01      	subs	r3, #1
 80086b2:	4648      	mov	r0, r9
 80086b4:	9300      	str	r3, [sp, #0]
 80086b6:	f7ff fa98 	bl	8007bea <quorem>
 80086ba:	4639      	mov	r1, r7
 80086bc:	9002      	str	r0, [sp, #8]
 80086be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80086c2:	4648      	mov	r0, r9
 80086c4:	f000 fc5a 	bl	8008f7c <__mcmp>
 80086c8:	462a      	mov	r2, r5
 80086ca:	9008      	str	r0, [sp, #32]
 80086cc:	4621      	mov	r1, r4
 80086ce:	4658      	mov	r0, fp
 80086d0:	f000 fc70 	bl	8008fb4 <__mdiff>
 80086d4:	68c2      	ldr	r2, [r0, #12]
 80086d6:	4606      	mov	r6, r0
 80086d8:	bb02      	cbnz	r2, 800871c <_dtoa_r+0xa1c>
 80086da:	4601      	mov	r1, r0
 80086dc:	4648      	mov	r0, r9
 80086de:	f000 fc4d 	bl	8008f7c <__mcmp>
 80086e2:	4602      	mov	r2, r0
 80086e4:	4631      	mov	r1, r6
 80086e6:	4658      	mov	r0, fp
 80086e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80086ea:	f000 fa0d 	bl	8008b08 <_Bfree>
 80086ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086f2:	9e07      	ldr	r6, [sp, #28]
 80086f4:	ea43 0102 	orr.w	r1, r3, r2
 80086f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086fa:	4319      	orrs	r1, r3
 80086fc:	d110      	bne.n	8008720 <_dtoa_r+0xa20>
 80086fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008702:	d029      	beq.n	8008758 <_dtoa_r+0xa58>
 8008704:	9b08      	ldr	r3, [sp, #32]
 8008706:	2b00      	cmp	r3, #0
 8008708:	dd02      	ble.n	8008710 <_dtoa_r+0xa10>
 800870a:	9b02      	ldr	r3, [sp, #8]
 800870c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008710:	9b00      	ldr	r3, [sp, #0]
 8008712:	f883 8000 	strb.w	r8, [r3]
 8008716:	e63f      	b.n	8008398 <_dtoa_r+0x698>
 8008718:	4628      	mov	r0, r5
 800871a:	e7bb      	b.n	8008694 <_dtoa_r+0x994>
 800871c:	2201      	movs	r2, #1
 800871e:	e7e1      	b.n	80086e4 <_dtoa_r+0x9e4>
 8008720:	9b08      	ldr	r3, [sp, #32]
 8008722:	2b00      	cmp	r3, #0
 8008724:	db04      	blt.n	8008730 <_dtoa_r+0xa30>
 8008726:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008728:	430b      	orrs	r3, r1
 800872a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800872c:	430b      	orrs	r3, r1
 800872e:	d120      	bne.n	8008772 <_dtoa_r+0xa72>
 8008730:	2a00      	cmp	r2, #0
 8008732:	dded      	ble.n	8008710 <_dtoa_r+0xa10>
 8008734:	4649      	mov	r1, r9
 8008736:	2201      	movs	r2, #1
 8008738:	4658      	mov	r0, fp
 800873a:	f000 fbb3 	bl	8008ea4 <__lshift>
 800873e:	4621      	mov	r1, r4
 8008740:	4681      	mov	r9, r0
 8008742:	f000 fc1b 	bl	8008f7c <__mcmp>
 8008746:	2800      	cmp	r0, #0
 8008748:	dc03      	bgt.n	8008752 <_dtoa_r+0xa52>
 800874a:	d1e1      	bne.n	8008710 <_dtoa_r+0xa10>
 800874c:	f018 0f01 	tst.w	r8, #1
 8008750:	d0de      	beq.n	8008710 <_dtoa_r+0xa10>
 8008752:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008756:	d1d8      	bne.n	800870a <_dtoa_r+0xa0a>
 8008758:	9a00      	ldr	r2, [sp, #0]
 800875a:	2339      	movs	r3, #57	@ 0x39
 800875c:	7013      	strb	r3, [r2, #0]
 800875e:	4633      	mov	r3, r6
 8008760:	461e      	mov	r6, r3
 8008762:	3b01      	subs	r3, #1
 8008764:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008768:	2a39      	cmp	r2, #57	@ 0x39
 800876a:	d052      	beq.n	8008812 <_dtoa_r+0xb12>
 800876c:	3201      	adds	r2, #1
 800876e:	701a      	strb	r2, [r3, #0]
 8008770:	e612      	b.n	8008398 <_dtoa_r+0x698>
 8008772:	2a00      	cmp	r2, #0
 8008774:	dd07      	ble.n	8008786 <_dtoa_r+0xa86>
 8008776:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800877a:	d0ed      	beq.n	8008758 <_dtoa_r+0xa58>
 800877c:	9a00      	ldr	r2, [sp, #0]
 800877e:	f108 0301 	add.w	r3, r8, #1
 8008782:	7013      	strb	r3, [r2, #0]
 8008784:	e608      	b.n	8008398 <_dtoa_r+0x698>
 8008786:	9b07      	ldr	r3, [sp, #28]
 8008788:	9a07      	ldr	r2, [sp, #28]
 800878a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800878e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008790:	4293      	cmp	r3, r2
 8008792:	d028      	beq.n	80087e6 <_dtoa_r+0xae6>
 8008794:	4649      	mov	r1, r9
 8008796:	2300      	movs	r3, #0
 8008798:	220a      	movs	r2, #10
 800879a:	4658      	mov	r0, fp
 800879c:	f000 f9d6 	bl	8008b4c <__multadd>
 80087a0:	42af      	cmp	r7, r5
 80087a2:	4681      	mov	r9, r0
 80087a4:	f04f 0300 	mov.w	r3, #0
 80087a8:	f04f 020a 	mov.w	r2, #10
 80087ac:	4639      	mov	r1, r7
 80087ae:	4658      	mov	r0, fp
 80087b0:	d107      	bne.n	80087c2 <_dtoa_r+0xac2>
 80087b2:	f000 f9cb 	bl	8008b4c <__multadd>
 80087b6:	4607      	mov	r7, r0
 80087b8:	4605      	mov	r5, r0
 80087ba:	9b07      	ldr	r3, [sp, #28]
 80087bc:	3301      	adds	r3, #1
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	e774      	b.n	80086ac <_dtoa_r+0x9ac>
 80087c2:	f000 f9c3 	bl	8008b4c <__multadd>
 80087c6:	4629      	mov	r1, r5
 80087c8:	4607      	mov	r7, r0
 80087ca:	2300      	movs	r3, #0
 80087cc:	220a      	movs	r2, #10
 80087ce:	4658      	mov	r0, fp
 80087d0:	f000 f9bc 	bl	8008b4c <__multadd>
 80087d4:	4605      	mov	r5, r0
 80087d6:	e7f0      	b.n	80087ba <_dtoa_r+0xaba>
 80087d8:	9b00      	ldr	r3, [sp, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	bfcc      	ite	gt
 80087de:	461e      	movgt	r6, r3
 80087e0:	2601      	movle	r6, #1
 80087e2:	4456      	add	r6, sl
 80087e4:	2700      	movs	r7, #0
 80087e6:	4649      	mov	r1, r9
 80087e8:	2201      	movs	r2, #1
 80087ea:	4658      	mov	r0, fp
 80087ec:	f000 fb5a 	bl	8008ea4 <__lshift>
 80087f0:	4621      	mov	r1, r4
 80087f2:	4681      	mov	r9, r0
 80087f4:	f000 fbc2 	bl	8008f7c <__mcmp>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	dcb0      	bgt.n	800875e <_dtoa_r+0xa5e>
 80087fc:	d102      	bne.n	8008804 <_dtoa_r+0xb04>
 80087fe:	f018 0f01 	tst.w	r8, #1
 8008802:	d1ac      	bne.n	800875e <_dtoa_r+0xa5e>
 8008804:	4633      	mov	r3, r6
 8008806:	461e      	mov	r6, r3
 8008808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800880c:	2a30      	cmp	r2, #48	@ 0x30
 800880e:	d0fa      	beq.n	8008806 <_dtoa_r+0xb06>
 8008810:	e5c2      	b.n	8008398 <_dtoa_r+0x698>
 8008812:	459a      	cmp	sl, r3
 8008814:	d1a4      	bne.n	8008760 <_dtoa_r+0xa60>
 8008816:	9b04      	ldr	r3, [sp, #16]
 8008818:	3301      	adds	r3, #1
 800881a:	9304      	str	r3, [sp, #16]
 800881c:	2331      	movs	r3, #49	@ 0x31
 800881e:	f88a 3000 	strb.w	r3, [sl]
 8008822:	e5b9      	b.n	8008398 <_dtoa_r+0x698>
 8008824:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008826:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008884 <_dtoa_r+0xb84>
 800882a:	b11b      	cbz	r3, 8008834 <_dtoa_r+0xb34>
 800882c:	f10a 0308 	add.w	r3, sl, #8
 8008830:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008832:	6013      	str	r3, [r2, #0]
 8008834:	4650      	mov	r0, sl
 8008836:	b019      	add	sp, #100	@ 0x64
 8008838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800883c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800883e:	2b01      	cmp	r3, #1
 8008840:	f77f ae37 	ble.w	80084b2 <_dtoa_r+0x7b2>
 8008844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008846:	930a      	str	r3, [sp, #40]	@ 0x28
 8008848:	2001      	movs	r0, #1
 800884a:	e655      	b.n	80084f8 <_dtoa_r+0x7f8>
 800884c:	9b00      	ldr	r3, [sp, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	f77f aed6 	ble.w	8008600 <_dtoa_r+0x900>
 8008854:	4656      	mov	r6, sl
 8008856:	4621      	mov	r1, r4
 8008858:	4648      	mov	r0, r9
 800885a:	f7ff f9c6 	bl	8007bea <quorem>
 800885e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008862:	f806 8b01 	strb.w	r8, [r6], #1
 8008866:	9b00      	ldr	r3, [sp, #0]
 8008868:	eba6 020a 	sub.w	r2, r6, sl
 800886c:	4293      	cmp	r3, r2
 800886e:	ddb3      	ble.n	80087d8 <_dtoa_r+0xad8>
 8008870:	4649      	mov	r1, r9
 8008872:	2300      	movs	r3, #0
 8008874:	220a      	movs	r2, #10
 8008876:	4658      	mov	r0, fp
 8008878:	f000 f968 	bl	8008b4c <__multadd>
 800887c:	4681      	mov	r9, r0
 800887e:	e7ea      	b.n	8008856 <_dtoa_r+0xb56>
 8008880:	08009ce8 	.word	0x08009ce8
 8008884:	08009c6c 	.word	0x08009c6c

08008888 <_free_r>:
 8008888:	b538      	push	{r3, r4, r5, lr}
 800888a:	4605      	mov	r5, r0
 800888c:	2900      	cmp	r1, #0
 800888e:	d041      	beq.n	8008914 <_free_r+0x8c>
 8008890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008894:	1f0c      	subs	r4, r1, #4
 8008896:	2b00      	cmp	r3, #0
 8008898:	bfb8      	it	lt
 800889a:	18e4      	addlt	r4, r4, r3
 800889c:	f000 f8e8 	bl	8008a70 <__malloc_lock>
 80088a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008918 <_free_r+0x90>)
 80088a2:	6813      	ldr	r3, [r2, #0]
 80088a4:	b933      	cbnz	r3, 80088b4 <_free_r+0x2c>
 80088a6:	6063      	str	r3, [r4, #4]
 80088a8:	6014      	str	r4, [r2, #0]
 80088aa:	4628      	mov	r0, r5
 80088ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088b0:	f000 b8e4 	b.w	8008a7c <__malloc_unlock>
 80088b4:	42a3      	cmp	r3, r4
 80088b6:	d908      	bls.n	80088ca <_free_r+0x42>
 80088b8:	6820      	ldr	r0, [r4, #0]
 80088ba:	1821      	adds	r1, r4, r0
 80088bc:	428b      	cmp	r3, r1
 80088be:	bf01      	itttt	eq
 80088c0:	6819      	ldreq	r1, [r3, #0]
 80088c2:	685b      	ldreq	r3, [r3, #4]
 80088c4:	1809      	addeq	r1, r1, r0
 80088c6:	6021      	streq	r1, [r4, #0]
 80088c8:	e7ed      	b.n	80088a6 <_free_r+0x1e>
 80088ca:	461a      	mov	r2, r3
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	b10b      	cbz	r3, 80088d4 <_free_r+0x4c>
 80088d0:	42a3      	cmp	r3, r4
 80088d2:	d9fa      	bls.n	80088ca <_free_r+0x42>
 80088d4:	6811      	ldr	r1, [r2, #0]
 80088d6:	1850      	adds	r0, r2, r1
 80088d8:	42a0      	cmp	r0, r4
 80088da:	d10b      	bne.n	80088f4 <_free_r+0x6c>
 80088dc:	6820      	ldr	r0, [r4, #0]
 80088de:	4401      	add	r1, r0
 80088e0:	1850      	adds	r0, r2, r1
 80088e2:	4283      	cmp	r3, r0
 80088e4:	6011      	str	r1, [r2, #0]
 80088e6:	d1e0      	bne.n	80088aa <_free_r+0x22>
 80088e8:	6818      	ldr	r0, [r3, #0]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	6053      	str	r3, [r2, #4]
 80088ee:	4408      	add	r0, r1
 80088f0:	6010      	str	r0, [r2, #0]
 80088f2:	e7da      	b.n	80088aa <_free_r+0x22>
 80088f4:	d902      	bls.n	80088fc <_free_r+0x74>
 80088f6:	230c      	movs	r3, #12
 80088f8:	602b      	str	r3, [r5, #0]
 80088fa:	e7d6      	b.n	80088aa <_free_r+0x22>
 80088fc:	6820      	ldr	r0, [r4, #0]
 80088fe:	1821      	adds	r1, r4, r0
 8008900:	428b      	cmp	r3, r1
 8008902:	bf04      	itt	eq
 8008904:	6819      	ldreq	r1, [r3, #0]
 8008906:	685b      	ldreq	r3, [r3, #4]
 8008908:	6063      	str	r3, [r4, #4]
 800890a:	bf04      	itt	eq
 800890c:	1809      	addeq	r1, r1, r0
 800890e:	6021      	streq	r1, [r4, #0]
 8008910:	6054      	str	r4, [r2, #4]
 8008912:	e7ca      	b.n	80088aa <_free_r+0x22>
 8008914:	bd38      	pop	{r3, r4, r5, pc}
 8008916:	bf00      	nop
 8008918:	2000057c 	.word	0x2000057c

0800891c <malloc>:
 800891c:	4b02      	ldr	r3, [pc, #8]	@ (8008928 <malloc+0xc>)
 800891e:	4601      	mov	r1, r0
 8008920:	6818      	ldr	r0, [r3, #0]
 8008922:	f000 b825 	b.w	8008970 <_malloc_r>
 8008926:	bf00      	nop
 8008928:	20000018 	.word	0x20000018

0800892c <sbrk_aligned>:
 800892c:	b570      	push	{r4, r5, r6, lr}
 800892e:	4e0f      	ldr	r6, [pc, #60]	@ (800896c <sbrk_aligned+0x40>)
 8008930:	460c      	mov	r4, r1
 8008932:	6831      	ldr	r1, [r6, #0]
 8008934:	4605      	mov	r5, r0
 8008936:	b911      	cbnz	r1, 800893e <sbrk_aligned+0x12>
 8008938:	f001 f80c 	bl	8009954 <_sbrk_r>
 800893c:	6030      	str	r0, [r6, #0]
 800893e:	4621      	mov	r1, r4
 8008940:	4628      	mov	r0, r5
 8008942:	f001 f807 	bl	8009954 <_sbrk_r>
 8008946:	1c43      	adds	r3, r0, #1
 8008948:	d103      	bne.n	8008952 <sbrk_aligned+0x26>
 800894a:	f04f 34ff 	mov.w	r4, #4294967295
 800894e:	4620      	mov	r0, r4
 8008950:	bd70      	pop	{r4, r5, r6, pc}
 8008952:	1cc4      	adds	r4, r0, #3
 8008954:	f024 0403 	bic.w	r4, r4, #3
 8008958:	42a0      	cmp	r0, r4
 800895a:	d0f8      	beq.n	800894e <sbrk_aligned+0x22>
 800895c:	1a21      	subs	r1, r4, r0
 800895e:	4628      	mov	r0, r5
 8008960:	f000 fff8 	bl	8009954 <_sbrk_r>
 8008964:	3001      	adds	r0, #1
 8008966:	d1f2      	bne.n	800894e <sbrk_aligned+0x22>
 8008968:	e7ef      	b.n	800894a <sbrk_aligned+0x1e>
 800896a:	bf00      	nop
 800896c:	20000578 	.word	0x20000578

08008970 <_malloc_r>:
 8008970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008974:	1ccd      	adds	r5, r1, #3
 8008976:	f025 0503 	bic.w	r5, r5, #3
 800897a:	3508      	adds	r5, #8
 800897c:	2d0c      	cmp	r5, #12
 800897e:	bf38      	it	cc
 8008980:	250c      	movcc	r5, #12
 8008982:	2d00      	cmp	r5, #0
 8008984:	4606      	mov	r6, r0
 8008986:	db01      	blt.n	800898c <_malloc_r+0x1c>
 8008988:	42a9      	cmp	r1, r5
 800898a:	d904      	bls.n	8008996 <_malloc_r+0x26>
 800898c:	230c      	movs	r3, #12
 800898e:	6033      	str	r3, [r6, #0]
 8008990:	2000      	movs	r0, #0
 8008992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008996:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a6c <_malloc_r+0xfc>
 800899a:	f000 f869 	bl	8008a70 <__malloc_lock>
 800899e:	f8d8 3000 	ldr.w	r3, [r8]
 80089a2:	461c      	mov	r4, r3
 80089a4:	bb44      	cbnz	r4, 80089f8 <_malloc_r+0x88>
 80089a6:	4629      	mov	r1, r5
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff ffbf 	bl	800892c <sbrk_aligned>
 80089ae:	1c43      	adds	r3, r0, #1
 80089b0:	4604      	mov	r4, r0
 80089b2:	d158      	bne.n	8008a66 <_malloc_r+0xf6>
 80089b4:	f8d8 4000 	ldr.w	r4, [r8]
 80089b8:	4627      	mov	r7, r4
 80089ba:	2f00      	cmp	r7, #0
 80089bc:	d143      	bne.n	8008a46 <_malloc_r+0xd6>
 80089be:	2c00      	cmp	r4, #0
 80089c0:	d04b      	beq.n	8008a5a <_malloc_r+0xea>
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	4639      	mov	r1, r7
 80089c6:	4630      	mov	r0, r6
 80089c8:	eb04 0903 	add.w	r9, r4, r3
 80089cc:	f000 ffc2 	bl	8009954 <_sbrk_r>
 80089d0:	4581      	cmp	r9, r0
 80089d2:	d142      	bne.n	8008a5a <_malloc_r+0xea>
 80089d4:	6821      	ldr	r1, [r4, #0]
 80089d6:	1a6d      	subs	r5, r5, r1
 80089d8:	4629      	mov	r1, r5
 80089da:	4630      	mov	r0, r6
 80089dc:	f7ff ffa6 	bl	800892c <sbrk_aligned>
 80089e0:	3001      	adds	r0, #1
 80089e2:	d03a      	beq.n	8008a5a <_malloc_r+0xea>
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	442b      	add	r3, r5
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	f8d8 3000 	ldr.w	r3, [r8]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	bb62      	cbnz	r2, 8008a4c <_malloc_r+0xdc>
 80089f2:	f8c8 7000 	str.w	r7, [r8]
 80089f6:	e00f      	b.n	8008a18 <_malloc_r+0xa8>
 80089f8:	6822      	ldr	r2, [r4, #0]
 80089fa:	1b52      	subs	r2, r2, r5
 80089fc:	d420      	bmi.n	8008a40 <_malloc_r+0xd0>
 80089fe:	2a0b      	cmp	r2, #11
 8008a00:	d917      	bls.n	8008a32 <_malloc_r+0xc2>
 8008a02:	1961      	adds	r1, r4, r5
 8008a04:	42a3      	cmp	r3, r4
 8008a06:	6025      	str	r5, [r4, #0]
 8008a08:	bf18      	it	ne
 8008a0a:	6059      	strne	r1, [r3, #4]
 8008a0c:	6863      	ldr	r3, [r4, #4]
 8008a0e:	bf08      	it	eq
 8008a10:	f8c8 1000 	streq.w	r1, [r8]
 8008a14:	5162      	str	r2, [r4, r5]
 8008a16:	604b      	str	r3, [r1, #4]
 8008a18:	4630      	mov	r0, r6
 8008a1a:	f000 f82f 	bl	8008a7c <__malloc_unlock>
 8008a1e:	f104 000b 	add.w	r0, r4, #11
 8008a22:	1d23      	adds	r3, r4, #4
 8008a24:	f020 0007 	bic.w	r0, r0, #7
 8008a28:	1ac2      	subs	r2, r0, r3
 8008a2a:	bf1c      	itt	ne
 8008a2c:	1a1b      	subne	r3, r3, r0
 8008a2e:	50a3      	strne	r3, [r4, r2]
 8008a30:	e7af      	b.n	8008992 <_malloc_r+0x22>
 8008a32:	6862      	ldr	r2, [r4, #4]
 8008a34:	42a3      	cmp	r3, r4
 8008a36:	bf0c      	ite	eq
 8008a38:	f8c8 2000 	streq.w	r2, [r8]
 8008a3c:	605a      	strne	r2, [r3, #4]
 8008a3e:	e7eb      	b.n	8008a18 <_malloc_r+0xa8>
 8008a40:	4623      	mov	r3, r4
 8008a42:	6864      	ldr	r4, [r4, #4]
 8008a44:	e7ae      	b.n	80089a4 <_malloc_r+0x34>
 8008a46:	463c      	mov	r4, r7
 8008a48:	687f      	ldr	r7, [r7, #4]
 8008a4a:	e7b6      	b.n	80089ba <_malloc_r+0x4a>
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	42a3      	cmp	r3, r4
 8008a52:	d1fb      	bne.n	8008a4c <_malloc_r+0xdc>
 8008a54:	2300      	movs	r3, #0
 8008a56:	6053      	str	r3, [r2, #4]
 8008a58:	e7de      	b.n	8008a18 <_malloc_r+0xa8>
 8008a5a:	230c      	movs	r3, #12
 8008a5c:	6033      	str	r3, [r6, #0]
 8008a5e:	4630      	mov	r0, r6
 8008a60:	f000 f80c 	bl	8008a7c <__malloc_unlock>
 8008a64:	e794      	b.n	8008990 <_malloc_r+0x20>
 8008a66:	6005      	str	r5, [r0, #0]
 8008a68:	e7d6      	b.n	8008a18 <_malloc_r+0xa8>
 8008a6a:	bf00      	nop
 8008a6c:	2000057c 	.word	0x2000057c

08008a70 <__malloc_lock>:
 8008a70:	4801      	ldr	r0, [pc, #4]	@ (8008a78 <__malloc_lock+0x8>)
 8008a72:	f7ff b8b8 	b.w	8007be6 <__retarget_lock_acquire_recursive>
 8008a76:	bf00      	nop
 8008a78:	20000574 	.word	0x20000574

08008a7c <__malloc_unlock>:
 8008a7c:	4801      	ldr	r0, [pc, #4]	@ (8008a84 <__malloc_unlock+0x8>)
 8008a7e:	f7ff b8b3 	b.w	8007be8 <__retarget_lock_release_recursive>
 8008a82:	bf00      	nop
 8008a84:	20000574 	.word	0x20000574

08008a88 <_Balloc>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	69c6      	ldr	r6, [r0, #28]
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	460d      	mov	r5, r1
 8008a90:	b976      	cbnz	r6, 8008ab0 <_Balloc+0x28>
 8008a92:	2010      	movs	r0, #16
 8008a94:	f7ff ff42 	bl	800891c <malloc>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	61e0      	str	r0, [r4, #28]
 8008a9c:	b920      	cbnz	r0, 8008aa8 <_Balloc+0x20>
 8008a9e:	4b18      	ldr	r3, [pc, #96]	@ (8008b00 <_Balloc+0x78>)
 8008aa0:	4818      	ldr	r0, [pc, #96]	@ (8008b04 <_Balloc+0x7c>)
 8008aa2:	216b      	movs	r1, #107	@ 0x6b
 8008aa4:	f000 ff74 	bl	8009990 <__assert_func>
 8008aa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008aac:	6006      	str	r6, [r0, #0]
 8008aae:	60c6      	str	r6, [r0, #12]
 8008ab0:	69e6      	ldr	r6, [r4, #28]
 8008ab2:	68f3      	ldr	r3, [r6, #12]
 8008ab4:	b183      	cbz	r3, 8008ad8 <_Balloc+0x50>
 8008ab6:	69e3      	ldr	r3, [r4, #28]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008abe:	b9b8      	cbnz	r0, 8008af0 <_Balloc+0x68>
 8008ac0:	2101      	movs	r1, #1
 8008ac2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ac6:	1d72      	adds	r2, r6, #5
 8008ac8:	0092      	lsls	r2, r2, #2
 8008aca:	4620      	mov	r0, r4
 8008acc:	f000 ff7e 	bl	80099cc <_calloc_r>
 8008ad0:	b160      	cbz	r0, 8008aec <_Balloc+0x64>
 8008ad2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ad6:	e00e      	b.n	8008af6 <_Balloc+0x6e>
 8008ad8:	2221      	movs	r2, #33	@ 0x21
 8008ada:	2104      	movs	r1, #4
 8008adc:	4620      	mov	r0, r4
 8008ade:	f000 ff75 	bl	80099cc <_calloc_r>
 8008ae2:	69e3      	ldr	r3, [r4, #28]
 8008ae4:	60f0      	str	r0, [r6, #12]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1e4      	bne.n	8008ab6 <_Balloc+0x2e>
 8008aec:	2000      	movs	r0, #0
 8008aee:	bd70      	pop	{r4, r5, r6, pc}
 8008af0:	6802      	ldr	r2, [r0, #0]
 8008af2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008af6:	2300      	movs	r3, #0
 8008af8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008afc:	e7f7      	b.n	8008aee <_Balloc+0x66>
 8008afe:	bf00      	nop
 8008b00:	08009c79 	.word	0x08009c79
 8008b04:	08009cf9 	.word	0x08009cf9

08008b08 <_Bfree>:
 8008b08:	b570      	push	{r4, r5, r6, lr}
 8008b0a:	69c6      	ldr	r6, [r0, #28]
 8008b0c:	4605      	mov	r5, r0
 8008b0e:	460c      	mov	r4, r1
 8008b10:	b976      	cbnz	r6, 8008b30 <_Bfree+0x28>
 8008b12:	2010      	movs	r0, #16
 8008b14:	f7ff ff02 	bl	800891c <malloc>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	61e8      	str	r0, [r5, #28]
 8008b1c:	b920      	cbnz	r0, 8008b28 <_Bfree+0x20>
 8008b1e:	4b09      	ldr	r3, [pc, #36]	@ (8008b44 <_Bfree+0x3c>)
 8008b20:	4809      	ldr	r0, [pc, #36]	@ (8008b48 <_Bfree+0x40>)
 8008b22:	218f      	movs	r1, #143	@ 0x8f
 8008b24:	f000 ff34 	bl	8009990 <__assert_func>
 8008b28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b2c:	6006      	str	r6, [r0, #0]
 8008b2e:	60c6      	str	r6, [r0, #12]
 8008b30:	b13c      	cbz	r4, 8008b42 <_Bfree+0x3a>
 8008b32:	69eb      	ldr	r3, [r5, #28]
 8008b34:	6862      	ldr	r2, [r4, #4]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b3c:	6021      	str	r1, [r4, #0]
 8008b3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b42:	bd70      	pop	{r4, r5, r6, pc}
 8008b44:	08009c79 	.word	0x08009c79
 8008b48:	08009cf9 	.word	0x08009cf9

08008b4c <__multadd>:
 8008b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b50:	690d      	ldr	r5, [r1, #16]
 8008b52:	4607      	mov	r7, r0
 8008b54:	460c      	mov	r4, r1
 8008b56:	461e      	mov	r6, r3
 8008b58:	f101 0c14 	add.w	ip, r1, #20
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	f8dc 3000 	ldr.w	r3, [ip]
 8008b62:	b299      	uxth	r1, r3
 8008b64:	fb02 6101 	mla	r1, r2, r1, r6
 8008b68:	0c1e      	lsrs	r6, r3, #16
 8008b6a:	0c0b      	lsrs	r3, r1, #16
 8008b6c:	fb02 3306 	mla	r3, r2, r6, r3
 8008b70:	b289      	uxth	r1, r1
 8008b72:	3001      	adds	r0, #1
 8008b74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b78:	4285      	cmp	r5, r0
 8008b7a:	f84c 1b04 	str.w	r1, [ip], #4
 8008b7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b82:	dcec      	bgt.n	8008b5e <__multadd+0x12>
 8008b84:	b30e      	cbz	r6, 8008bca <__multadd+0x7e>
 8008b86:	68a3      	ldr	r3, [r4, #8]
 8008b88:	42ab      	cmp	r3, r5
 8008b8a:	dc19      	bgt.n	8008bc0 <__multadd+0x74>
 8008b8c:	6861      	ldr	r1, [r4, #4]
 8008b8e:	4638      	mov	r0, r7
 8008b90:	3101      	adds	r1, #1
 8008b92:	f7ff ff79 	bl	8008a88 <_Balloc>
 8008b96:	4680      	mov	r8, r0
 8008b98:	b928      	cbnz	r0, 8008ba6 <__multadd+0x5a>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd0 <__multadd+0x84>)
 8008b9e:	480d      	ldr	r0, [pc, #52]	@ (8008bd4 <__multadd+0x88>)
 8008ba0:	21ba      	movs	r1, #186	@ 0xba
 8008ba2:	f000 fef5 	bl	8009990 <__assert_func>
 8008ba6:	6922      	ldr	r2, [r4, #16]
 8008ba8:	3202      	adds	r2, #2
 8008baa:	f104 010c 	add.w	r1, r4, #12
 8008bae:	0092      	lsls	r2, r2, #2
 8008bb0:	300c      	adds	r0, #12
 8008bb2:	f000 fedf 	bl	8009974 <memcpy>
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	4638      	mov	r0, r7
 8008bba:	f7ff ffa5 	bl	8008b08 <_Bfree>
 8008bbe:	4644      	mov	r4, r8
 8008bc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bc4:	3501      	adds	r5, #1
 8008bc6:	615e      	str	r6, [r3, #20]
 8008bc8:	6125      	str	r5, [r4, #16]
 8008bca:	4620      	mov	r0, r4
 8008bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd0:	08009ce8 	.word	0x08009ce8
 8008bd4:	08009cf9 	.word	0x08009cf9

08008bd8 <__hi0bits>:
 8008bd8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008bdc:	4603      	mov	r3, r0
 8008bde:	bf36      	itet	cc
 8008be0:	0403      	lslcc	r3, r0, #16
 8008be2:	2000      	movcs	r0, #0
 8008be4:	2010      	movcc	r0, #16
 8008be6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bea:	bf3c      	itt	cc
 8008bec:	021b      	lslcc	r3, r3, #8
 8008bee:	3008      	addcc	r0, #8
 8008bf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bf4:	bf3c      	itt	cc
 8008bf6:	011b      	lslcc	r3, r3, #4
 8008bf8:	3004      	addcc	r0, #4
 8008bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bfe:	bf3c      	itt	cc
 8008c00:	009b      	lslcc	r3, r3, #2
 8008c02:	3002      	addcc	r0, #2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	db05      	blt.n	8008c14 <__hi0bits+0x3c>
 8008c08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c0c:	f100 0001 	add.w	r0, r0, #1
 8008c10:	bf08      	it	eq
 8008c12:	2020      	moveq	r0, #32
 8008c14:	4770      	bx	lr

08008c16 <__lo0bits>:
 8008c16:	6803      	ldr	r3, [r0, #0]
 8008c18:	4602      	mov	r2, r0
 8008c1a:	f013 0007 	ands.w	r0, r3, #7
 8008c1e:	d00b      	beq.n	8008c38 <__lo0bits+0x22>
 8008c20:	07d9      	lsls	r1, r3, #31
 8008c22:	d421      	bmi.n	8008c68 <__lo0bits+0x52>
 8008c24:	0798      	lsls	r0, r3, #30
 8008c26:	bf49      	itett	mi
 8008c28:	085b      	lsrmi	r3, r3, #1
 8008c2a:	089b      	lsrpl	r3, r3, #2
 8008c2c:	2001      	movmi	r0, #1
 8008c2e:	6013      	strmi	r3, [r2, #0]
 8008c30:	bf5c      	itt	pl
 8008c32:	6013      	strpl	r3, [r2, #0]
 8008c34:	2002      	movpl	r0, #2
 8008c36:	4770      	bx	lr
 8008c38:	b299      	uxth	r1, r3
 8008c3a:	b909      	cbnz	r1, 8008c40 <__lo0bits+0x2a>
 8008c3c:	0c1b      	lsrs	r3, r3, #16
 8008c3e:	2010      	movs	r0, #16
 8008c40:	b2d9      	uxtb	r1, r3
 8008c42:	b909      	cbnz	r1, 8008c48 <__lo0bits+0x32>
 8008c44:	3008      	adds	r0, #8
 8008c46:	0a1b      	lsrs	r3, r3, #8
 8008c48:	0719      	lsls	r1, r3, #28
 8008c4a:	bf04      	itt	eq
 8008c4c:	091b      	lsreq	r3, r3, #4
 8008c4e:	3004      	addeq	r0, #4
 8008c50:	0799      	lsls	r1, r3, #30
 8008c52:	bf04      	itt	eq
 8008c54:	089b      	lsreq	r3, r3, #2
 8008c56:	3002      	addeq	r0, #2
 8008c58:	07d9      	lsls	r1, r3, #31
 8008c5a:	d403      	bmi.n	8008c64 <__lo0bits+0x4e>
 8008c5c:	085b      	lsrs	r3, r3, #1
 8008c5e:	f100 0001 	add.w	r0, r0, #1
 8008c62:	d003      	beq.n	8008c6c <__lo0bits+0x56>
 8008c64:	6013      	str	r3, [r2, #0]
 8008c66:	4770      	bx	lr
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4770      	bx	lr
 8008c6c:	2020      	movs	r0, #32
 8008c6e:	4770      	bx	lr

08008c70 <__i2b>:
 8008c70:	b510      	push	{r4, lr}
 8008c72:	460c      	mov	r4, r1
 8008c74:	2101      	movs	r1, #1
 8008c76:	f7ff ff07 	bl	8008a88 <_Balloc>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	b928      	cbnz	r0, 8008c8a <__i2b+0x1a>
 8008c7e:	4b05      	ldr	r3, [pc, #20]	@ (8008c94 <__i2b+0x24>)
 8008c80:	4805      	ldr	r0, [pc, #20]	@ (8008c98 <__i2b+0x28>)
 8008c82:	f240 1145 	movw	r1, #325	@ 0x145
 8008c86:	f000 fe83 	bl	8009990 <__assert_func>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	6144      	str	r4, [r0, #20]
 8008c8e:	6103      	str	r3, [r0, #16]
 8008c90:	bd10      	pop	{r4, pc}
 8008c92:	bf00      	nop
 8008c94:	08009ce8 	.word	0x08009ce8
 8008c98:	08009cf9 	.word	0x08009cf9

08008c9c <__multiply>:
 8008c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca0:	4614      	mov	r4, r2
 8008ca2:	690a      	ldr	r2, [r1, #16]
 8008ca4:	6923      	ldr	r3, [r4, #16]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	bfa8      	it	ge
 8008caa:	4623      	movge	r3, r4
 8008cac:	460f      	mov	r7, r1
 8008cae:	bfa4      	itt	ge
 8008cb0:	460c      	movge	r4, r1
 8008cb2:	461f      	movge	r7, r3
 8008cb4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008cb8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008cbc:	68a3      	ldr	r3, [r4, #8]
 8008cbe:	6861      	ldr	r1, [r4, #4]
 8008cc0:	eb0a 0609 	add.w	r6, sl, r9
 8008cc4:	42b3      	cmp	r3, r6
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	bfb8      	it	lt
 8008cca:	3101      	addlt	r1, #1
 8008ccc:	f7ff fedc 	bl	8008a88 <_Balloc>
 8008cd0:	b930      	cbnz	r0, 8008ce0 <__multiply+0x44>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	4b44      	ldr	r3, [pc, #272]	@ (8008de8 <__multiply+0x14c>)
 8008cd6:	4845      	ldr	r0, [pc, #276]	@ (8008dec <__multiply+0x150>)
 8008cd8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cdc:	f000 fe58 	bl	8009990 <__assert_func>
 8008ce0:	f100 0514 	add.w	r5, r0, #20
 8008ce4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ce8:	462b      	mov	r3, r5
 8008cea:	2200      	movs	r2, #0
 8008cec:	4543      	cmp	r3, r8
 8008cee:	d321      	bcc.n	8008d34 <__multiply+0x98>
 8008cf0:	f107 0114 	add.w	r1, r7, #20
 8008cf4:	f104 0214 	add.w	r2, r4, #20
 8008cf8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008cfc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008d00:	9302      	str	r3, [sp, #8]
 8008d02:	1b13      	subs	r3, r2, r4
 8008d04:	3b15      	subs	r3, #21
 8008d06:	f023 0303 	bic.w	r3, r3, #3
 8008d0a:	3304      	adds	r3, #4
 8008d0c:	f104 0715 	add.w	r7, r4, #21
 8008d10:	42ba      	cmp	r2, r7
 8008d12:	bf38      	it	cc
 8008d14:	2304      	movcc	r3, #4
 8008d16:	9301      	str	r3, [sp, #4]
 8008d18:	9b02      	ldr	r3, [sp, #8]
 8008d1a:	9103      	str	r1, [sp, #12]
 8008d1c:	428b      	cmp	r3, r1
 8008d1e:	d80c      	bhi.n	8008d3a <__multiply+0x9e>
 8008d20:	2e00      	cmp	r6, #0
 8008d22:	dd03      	ble.n	8008d2c <__multiply+0x90>
 8008d24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d05b      	beq.n	8008de4 <__multiply+0x148>
 8008d2c:	6106      	str	r6, [r0, #16]
 8008d2e:	b005      	add	sp, #20
 8008d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d34:	f843 2b04 	str.w	r2, [r3], #4
 8008d38:	e7d8      	b.n	8008cec <__multiply+0x50>
 8008d3a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d3e:	f1ba 0f00 	cmp.w	sl, #0
 8008d42:	d024      	beq.n	8008d8e <__multiply+0xf2>
 8008d44:	f104 0e14 	add.w	lr, r4, #20
 8008d48:	46a9      	mov	r9, r5
 8008d4a:	f04f 0c00 	mov.w	ip, #0
 8008d4e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d52:	f8d9 3000 	ldr.w	r3, [r9]
 8008d56:	fa1f fb87 	uxth.w	fp, r7
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d60:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008d64:	f8d9 7000 	ldr.w	r7, [r9]
 8008d68:	4463      	add	r3, ip
 8008d6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008d6e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008d72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008d7c:	4572      	cmp	r2, lr
 8008d7e:	f849 3b04 	str.w	r3, [r9], #4
 8008d82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008d86:	d8e2      	bhi.n	8008d4e <__multiply+0xb2>
 8008d88:	9b01      	ldr	r3, [sp, #4]
 8008d8a:	f845 c003 	str.w	ip, [r5, r3]
 8008d8e:	9b03      	ldr	r3, [sp, #12]
 8008d90:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d94:	3104      	adds	r1, #4
 8008d96:	f1b9 0f00 	cmp.w	r9, #0
 8008d9a:	d021      	beq.n	8008de0 <__multiply+0x144>
 8008d9c:	682b      	ldr	r3, [r5, #0]
 8008d9e:	f104 0c14 	add.w	ip, r4, #20
 8008da2:	46ae      	mov	lr, r5
 8008da4:	f04f 0a00 	mov.w	sl, #0
 8008da8:	f8bc b000 	ldrh.w	fp, [ip]
 8008dac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008db0:	fb09 770b 	mla	r7, r9, fp, r7
 8008db4:	4457      	add	r7, sl
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008dbc:	f84e 3b04 	str.w	r3, [lr], #4
 8008dc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008dc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dc8:	f8be 3000 	ldrh.w	r3, [lr]
 8008dcc:	fb09 330a 	mla	r3, r9, sl, r3
 8008dd0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008dd4:	4562      	cmp	r2, ip
 8008dd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dda:	d8e5      	bhi.n	8008da8 <__multiply+0x10c>
 8008ddc:	9f01      	ldr	r7, [sp, #4]
 8008dde:	51eb      	str	r3, [r5, r7]
 8008de0:	3504      	adds	r5, #4
 8008de2:	e799      	b.n	8008d18 <__multiply+0x7c>
 8008de4:	3e01      	subs	r6, #1
 8008de6:	e79b      	b.n	8008d20 <__multiply+0x84>
 8008de8:	08009ce8 	.word	0x08009ce8
 8008dec:	08009cf9 	.word	0x08009cf9

08008df0 <__pow5mult>:
 8008df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df4:	4615      	mov	r5, r2
 8008df6:	f012 0203 	ands.w	r2, r2, #3
 8008dfa:	4607      	mov	r7, r0
 8008dfc:	460e      	mov	r6, r1
 8008dfe:	d007      	beq.n	8008e10 <__pow5mult+0x20>
 8008e00:	4c25      	ldr	r4, [pc, #148]	@ (8008e98 <__pow5mult+0xa8>)
 8008e02:	3a01      	subs	r2, #1
 8008e04:	2300      	movs	r3, #0
 8008e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e0a:	f7ff fe9f 	bl	8008b4c <__multadd>
 8008e0e:	4606      	mov	r6, r0
 8008e10:	10ad      	asrs	r5, r5, #2
 8008e12:	d03d      	beq.n	8008e90 <__pow5mult+0xa0>
 8008e14:	69fc      	ldr	r4, [r7, #28]
 8008e16:	b97c      	cbnz	r4, 8008e38 <__pow5mult+0x48>
 8008e18:	2010      	movs	r0, #16
 8008e1a:	f7ff fd7f 	bl	800891c <malloc>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	61f8      	str	r0, [r7, #28]
 8008e22:	b928      	cbnz	r0, 8008e30 <__pow5mult+0x40>
 8008e24:	4b1d      	ldr	r3, [pc, #116]	@ (8008e9c <__pow5mult+0xac>)
 8008e26:	481e      	ldr	r0, [pc, #120]	@ (8008ea0 <__pow5mult+0xb0>)
 8008e28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e2c:	f000 fdb0 	bl	8009990 <__assert_func>
 8008e30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e34:	6004      	str	r4, [r0, #0]
 8008e36:	60c4      	str	r4, [r0, #12]
 8008e38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e40:	b94c      	cbnz	r4, 8008e56 <__pow5mult+0x66>
 8008e42:	f240 2171 	movw	r1, #625	@ 0x271
 8008e46:	4638      	mov	r0, r7
 8008e48:	f7ff ff12 	bl	8008c70 <__i2b>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e52:	4604      	mov	r4, r0
 8008e54:	6003      	str	r3, [r0, #0]
 8008e56:	f04f 0900 	mov.w	r9, #0
 8008e5a:	07eb      	lsls	r3, r5, #31
 8008e5c:	d50a      	bpl.n	8008e74 <__pow5mult+0x84>
 8008e5e:	4631      	mov	r1, r6
 8008e60:	4622      	mov	r2, r4
 8008e62:	4638      	mov	r0, r7
 8008e64:	f7ff ff1a 	bl	8008c9c <__multiply>
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4680      	mov	r8, r0
 8008e6c:	4638      	mov	r0, r7
 8008e6e:	f7ff fe4b 	bl	8008b08 <_Bfree>
 8008e72:	4646      	mov	r6, r8
 8008e74:	106d      	asrs	r5, r5, #1
 8008e76:	d00b      	beq.n	8008e90 <__pow5mult+0xa0>
 8008e78:	6820      	ldr	r0, [r4, #0]
 8008e7a:	b938      	cbnz	r0, 8008e8c <__pow5mult+0x9c>
 8008e7c:	4622      	mov	r2, r4
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4638      	mov	r0, r7
 8008e82:	f7ff ff0b 	bl	8008c9c <__multiply>
 8008e86:	6020      	str	r0, [r4, #0]
 8008e88:	f8c0 9000 	str.w	r9, [r0]
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	e7e4      	b.n	8008e5a <__pow5mult+0x6a>
 8008e90:	4630      	mov	r0, r6
 8008e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e96:	bf00      	nop
 8008e98:	08009d54 	.word	0x08009d54
 8008e9c:	08009c79 	.word	0x08009c79
 8008ea0:	08009cf9 	.word	0x08009cf9

08008ea4 <__lshift>:
 8008ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	6849      	ldr	r1, [r1, #4]
 8008eac:	6923      	ldr	r3, [r4, #16]
 8008eae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eb2:	68a3      	ldr	r3, [r4, #8]
 8008eb4:	4607      	mov	r7, r0
 8008eb6:	4691      	mov	r9, r2
 8008eb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ebc:	f108 0601 	add.w	r6, r8, #1
 8008ec0:	42b3      	cmp	r3, r6
 8008ec2:	db0b      	blt.n	8008edc <__lshift+0x38>
 8008ec4:	4638      	mov	r0, r7
 8008ec6:	f7ff fddf 	bl	8008a88 <_Balloc>
 8008eca:	4605      	mov	r5, r0
 8008ecc:	b948      	cbnz	r0, 8008ee2 <__lshift+0x3e>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	4b28      	ldr	r3, [pc, #160]	@ (8008f74 <__lshift+0xd0>)
 8008ed2:	4829      	ldr	r0, [pc, #164]	@ (8008f78 <__lshift+0xd4>)
 8008ed4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ed8:	f000 fd5a 	bl	8009990 <__assert_func>
 8008edc:	3101      	adds	r1, #1
 8008ede:	005b      	lsls	r3, r3, #1
 8008ee0:	e7ee      	b.n	8008ec0 <__lshift+0x1c>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f100 0114 	add.w	r1, r0, #20
 8008ee8:	f100 0210 	add.w	r2, r0, #16
 8008eec:	4618      	mov	r0, r3
 8008eee:	4553      	cmp	r3, sl
 8008ef0:	db33      	blt.n	8008f5a <__lshift+0xb6>
 8008ef2:	6920      	ldr	r0, [r4, #16]
 8008ef4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ef8:	f104 0314 	add.w	r3, r4, #20
 8008efc:	f019 091f 	ands.w	r9, r9, #31
 8008f00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f08:	d02b      	beq.n	8008f62 <__lshift+0xbe>
 8008f0a:	f1c9 0e20 	rsb	lr, r9, #32
 8008f0e:	468a      	mov	sl, r1
 8008f10:	2200      	movs	r2, #0
 8008f12:	6818      	ldr	r0, [r3, #0]
 8008f14:	fa00 f009 	lsl.w	r0, r0, r9
 8008f18:	4310      	orrs	r0, r2
 8008f1a:	f84a 0b04 	str.w	r0, [sl], #4
 8008f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f22:	459c      	cmp	ip, r3
 8008f24:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f28:	d8f3      	bhi.n	8008f12 <__lshift+0x6e>
 8008f2a:	ebac 0304 	sub.w	r3, ip, r4
 8008f2e:	3b15      	subs	r3, #21
 8008f30:	f023 0303 	bic.w	r3, r3, #3
 8008f34:	3304      	adds	r3, #4
 8008f36:	f104 0015 	add.w	r0, r4, #21
 8008f3a:	4584      	cmp	ip, r0
 8008f3c:	bf38      	it	cc
 8008f3e:	2304      	movcc	r3, #4
 8008f40:	50ca      	str	r2, [r1, r3]
 8008f42:	b10a      	cbz	r2, 8008f48 <__lshift+0xa4>
 8008f44:	f108 0602 	add.w	r6, r8, #2
 8008f48:	3e01      	subs	r6, #1
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	612e      	str	r6, [r5, #16]
 8008f4e:	4621      	mov	r1, r4
 8008f50:	f7ff fdda 	bl	8008b08 <_Bfree>
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f5e:	3301      	adds	r3, #1
 8008f60:	e7c5      	b.n	8008eee <__lshift+0x4a>
 8008f62:	3904      	subs	r1, #4
 8008f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f68:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f6c:	459c      	cmp	ip, r3
 8008f6e:	d8f9      	bhi.n	8008f64 <__lshift+0xc0>
 8008f70:	e7ea      	b.n	8008f48 <__lshift+0xa4>
 8008f72:	bf00      	nop
 8008f74:	08009ce8 	.word	0x08009ce8
 8008f78:	08009cf9 	.word	0x08009cf9

08008f7c <__mcmp>:
 8008f7c:	690a      	ldr	r2, [r1, #16]
 8008f7e:	4603      	mov	r3, r0
 8008f80:	6900      	ldr	r0, [r0, #16]
 8008f82:	1a80      	subs	r0, r0, r2
 8008f84:	b530      	push	{r4, r5, lr}
 8008f86:	d10e      	bne.n	8008fa6 <__mcmp+0x2a>
 8008f88:	3314      	adds	r3, #20
 8008f8a:	3114      	adds	r1, #20
 8008f8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f9c:	4295      	cmp	r5, r2
 8008f9e:	d003      	beq.n	8008fa8 <__mcmp+0x2c>
 8008fa0:	d205      	bcs.n	8008fae <__mcmp+0x32>
 8008fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa6:	bd30      	pop	{r4, r5, pc}
 8008fa8:	42a3      	cmp	r3, r4
 8008faa:	d3f3      	bcc.n	8008f94 <__mcmp+0x18>
 8008fac:	e7fb      	b.n	8008fa6 <__mcmp+0x2a>
 8008fae:	2001      	movs	r0, #1
 8008fb0:	e7f9      	b.n	8008fa6 <__mcmp+0x2a>
	...

08008fb4 <__mdiff>:
 8008fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb8:	4689      	mov	r9, r1
 8008fba:	4606      	mov	r6, r0
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	4648      	mov	r0, r9
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	f7ff ffdb 	bl	8008f7c <__mcmp>
 8008fc6:	1e05      	subs	r5, r0, #0
 8008fc8:	d112      	bne.n	8008ff0 <__mdiff+0x3c>
 8008fca:	4629      	mov	r1, r5
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7ff fd5b 	bl	8008a88 <_Balloc>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	b928      	cbnz	r0, 8008fe2 <__mdiff+0x2e>
 8008fd6:	4b3f      	ldr	r3, [pc, #252]	@ (80090d4 <__mdiff+0x120>)
 8008fd8:	f240 2137 	movw	r1, #567	@ 0x237
 8008fdc:	483e      	ldr	r0, [pc, #248]	@ (80090d8 <__mdiff+0x124>)
 8008fde:	f000 fcd7 	bl	8009990 <__assert_func>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fe8:	4610      	mov	r0, r2
 8008fea:	b003      	add	sp, #12
 8008fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff0:	bfbc      	itt	lt
 8008ff2:	464b      	movlt	r3, r9
 8008ff4:	46a1      	movlt	r9, r4
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ffc:	bfba      	itte	lt
 8008ffe:	461c      	movlt	r4, r3
 8009000:	2501      	movlt	r5, #1
 8009002:	2500      	movge	r5, #0
 8009004:	f7ff fd40 	bl	8008a88 <_Balloc>
 8009008:	4602      	mov	r2, r0
 800900a:	b918      	cbnz	r0, 8009014 <__mdiff+0x60>
 800900c:	4b31      	ldr	r3, [pc, #196]	@ (80090d4 <__mdiff+0x120>)
 800900e:	f240 2145 	movw	r1, #581	@ 0x245
 8009012:	e7e3      	b.n	8008fdc <__mdiff+0x28>
 8009014:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009018:	6926      	ldr	r6, [r4, #16]
 800901a:	60c5      	str	r5, [r0, #12]
 800901c:	f109 0310 	add.w	r3, r9, #16
 8009020:	f109 0514 	add.w	r5, r9, #20
 8009024:	f104 0e14 	add.w	lr, r4, #20
 8009028:	f100 0b14 	add.w	fp, r0, #20
 800902c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009030:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009034:	9301      	str	r3, [sp, #4]
 8009036:	46d9      	mov	r9, fp
 8009038:	f04f 0c00 	mov.w	ip, #0
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009042:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009046:	9301      	str	r3, [sp, #4]
 8009048:	fa1f f38a 	uxth.w	r3, sl
 800904c:	4619      	mov	r1, r3
 800904e:	b283      	uxth	r3, r0
 8009050:	1acb      	subs	r3, r1, r3
 8009052:	0c00      	lsrs	r0, r0, #16
 8009054:	4463      	add	r3, ip
 8009056:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800905a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800905e:	b29b      	uxth	r3, r3
 8009060:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009064:	4576      	cmp	r6, lr
 8009066:	f849 3b04 	str.w	r3, [r9], #4
 800906a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800906e:	d8e5      	bhi.n	800903c <__mdiff+0x88>
 8009070:	1b33      	subs	r3, r6, r4
 8009072:	3b15      	subs	r3, #21
 8009074:	f023 0303 	bic.w	r3, r3, #3
 8009078:	3415      	adds	r4, #21
 800907a:	3304      	adds	r3, #4
 800907c:	42a6      	cmp	r6, r4
 800907e:	bf38      	it	cc
 8009080:	2304      	movcc	r3, #4
 8009082:	441d      	add	r5, r3
 8009084:	445b      	add	r3, fp
 8009086:	461e      	mov	r6, r3
 8009088:	462c      	mov	r4, r5
 800908a:	4544      	cmp	r4, r8
 800908c:	d30e      	bcc.n	80090ac <__mdiff+0xf8>
 800908e:	f108 0103 	add.w	r1, r8, #3
 8009092:	1b49      	subs	r1, r1, r5
 8009094:	f021 0103 	bic.w	r1, r1, #3
 8009098:	3d03      	subs	r5, #3
 800909a:	45a8      	cmp	r8, r5
 800909c:	bf38      	it	cc
 800909e:	2100      	movcc	r1, #0
 80090a0:	440b      	add	r3, r1
 80090a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090a6:	b191      	cbz	r1, 80090ce <__mdiff+0x11a>
 80090a8:	6117      	str	r7, [r2, #16]
 80090aa:	e79d      	b.n	8008fe8 <__mdiff+0x34>
 80090ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80090b0:	46e6      	mov	lr, ip
 80090b2:	0c08      	lsrs	r0, r1, #16
 80090b4:	fa1c fc81 	uxtah	ip, ip, r1
 80090b8:	4471      	add	r1, lr
 80090ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090be:	b289      	uxth	r1, r1
 80090c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090c4:	f846 1b04 	str.w	r1, [r6], #4
 80090c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090cc:	e7dd      	b.n	800908a <__mdiff+0xd6>
 80090ce:	3f01      	subs	r7, #1
 80090d0:	e7e7      	b.n	80090a2 <__mdiff+0xee>
 80090d2:	bf00      	nop
 80090d4:	08009ce8 	.word	0x08009ce8
 80090d8:	08009cf9 	.word	0x08009cf9

080090dc <__d2b>:
 80090dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80090e0:	460f      	mov	r7, r1
 80090e2:	2101      	movs	r1, #1
 80090e4:	ec59 8b10 	vmov	r8, r9, d0
 80090e8:	4616      	mov	r6, r2
 80090ea:	f7ff fccd 	bl	8008a88 <_Balloc>
 80090ee:	4604      	mov	r4, r0
 80090f0:	b930      	cbnz	r0, 8009100 <__d2b+0x24>
 80090f2:	4602      	mov	r2, r0
 80090f4:	4b23      	ldr	r3, [pc, #140]	@ (8009184 <__d2b+0xa8>)
 80090f6:	4824      	ldr	r0, [pc, #144]	@ (8009188 <__d2b+0xac>)
 80090f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80090fc:	f000 fc48 	bl	8009990 <__assert_func>
 8009100:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009108:	b10d      	cbz	r5, 800910e <__d2b+0x32>
 800910a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	f1b8 0300 	subs.w	r3, r8, #0
 8009114:	d023      	beq.n	800915e <__d2b+0x82>
 8009116:	4668      	mov	r0, sp
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	f7ff fd7c 	bl	8008c16 <__lo0bits>
 800911e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009122:	b1d0      	cbz	r0, 800915a <__d2b+0x7e>
 8009124:	f1c0 0320 	rsb	r3, r0, #32
 8009128:	fa02 f303 	lsl.w	r3, r2, r3
 800912c:	430b      	orrs	r3, r1
 800912e:	40c2      	lsrs	r2, r0
 8009130:	6163      	str	r3, [r4, #20]
 8009132:	9201      	str	r2, [sp, #4]
 8009134:	9b01      	ldr	r3, [sp, #4]
 8009136:	61a3      	str	r3, [r4, #24]
 8009138:	2b00      	cmp	r3, #0
 800913a:	bf0c      	ite	eq
 800913c:	2201      	moveq	r2, #1
 800913e:	2202      	movne	r2, #2
 8009140:	6122      	str	r2, [r4, #16]
 8009142:	b1a5      	cbz	r5, 800916e <__d2b+0x92>
 8009144:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009148:	4405      	add	r5, r0
 800914a:	603d      	str	r5, [r7, #0]
 800914c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009150:	6030      	str	r0, [r6, #0]
 8009152:	4620      	mov	r0, r4
 8009154:	b003      	add	sp, #12
 8009156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800915a:	6161      	str	r1, [r4, #20]
 800915c:	e7ea      	b.n	8009134 <__d2b+0x58>
 800915e:	a801      	add	r0, sp, #4
 8009160:	f7ff fd59 	bl	8008c16 <__lo0bits>
 8009164:	9b01      	ldr	r3, [sp, #4]
 8009166:	6163      	str	r3, [r4, #20]
 8009168:	3020      	adds	r0, #32
 800916a:	2201      	movs	r2, #1
 800916c:	e7e8      	b.n	8009140 <__d2b+0x64>
 800916e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009172:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009176:	6038      	str	r0, [r7, #0]
 8009178:	6918      	ldr	r0, [r3, #16]
 800917a:	f7ff fd2d 	bl	8008bd8 <__hi0bits>
 800917e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009182:	e7e5      	b.n	8009150 <__d2b+0x74>
 8009184:	08009ce8 	.word	0x08009ce8
 8009188:	08009cf9 	.word	0x08009cf9

0800918c <__ssputs_r>:
 800918c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009190:	688e      	ldr	r6, [r1, #8]
 8009192:	461f      	mov	r7, r3
 8009194:	42be      	cmp	r6, r7
 8009196:	680b      	ldr	r3, [r1, #0]
 8009198:	4682      	mov	sl, r0
 800919a:	460c      	mov	r4, r1
 800919c:	4690      	mov	r8, r2
 800919e:	d82d      	bhi.n	80091fc <__ssputs_r+0x70>
 80091a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80091a8:	d026      	beq.n	80091f8 <__ssputs_r+0x6c>
 80091aa:	6965      	ldr	r5, [r4, #20]
 80091ac:	6909      	ldr	r1, [r1, #16]
 80091ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091b2:	eba3 0901 	sub.w	r9, r3, r1
 80091b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091ba:	1c7b      	adds	r3, r7, #1
 80091bc:	444b      	add	r3, r9
 80091be:	106d      	asrs	r5, r5, #1
 80091c0:	429d      	cmp	r5, r3
 80091c2:	bf38      	it	cc
 80091c4:	461d      	movcc	r5, r3
 80091c6:	0553      	lsls	r3, r2, #21
 80091c8:	d527      	bpl.n	800921a <__ssputs_r+0x8e>
 80091ca:	4629      	mov	r1, r5
 80091cc:	f7ff fbd0 	bl	8008970 <_malloc_r>
 80091d0:	4606      	mov	r6, r0
 80091d2:	b360      	cbz	r0, 800922e <__ssputs_r+0xa2>
 80091d4:	6921      	ldr	r1, [r4, #16]
 80091d6:	464a      	mov	r2, r9
 80091d8:	f000 fbcc 	bl	8009974 <memcpy>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80091e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091e6:	81a3      	strh	r3, [r4, #12]
 80091e8:	6126      	str	r6, [r4, #16]
 80091ea:	6165      	str	r5, [r4, #20]
 80091ec:	444e      	add	r6, r9
 80091ee:	eba5 0509 	sub.w	r5, r5, r9
 80091f2:	6026      	str	r6, [r4, #0]
 80091f4:	60a5      	str	r5, [r4, #8]
 80091f6:	463e      	mov	r6, r7
 80091f8:	42be      	cmp	r6, r7
 80091fa:	d900      	bls.n	80091fe <__ssputs_r+0x72>
 80091fc:	463e      	mov	r6, r7
 80091fe:	6820      	ldr	r0, [r4, #0]
 8009200:	4632      	mov	r2, r6
 8009202:	4641      	mov	r1, r8
 8009204:	f000 fb6a 	bl	80098dc <memmove>
 8009208:	68a3      	ldr	r3, [r4, #8]
 800920a:	1b9b      	subs	r3, r3, r6
 800920c:	60a3      	str	r3, [r4, #8]
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	4433      	add	r3, r6
 8009212:	6023      	str	r3, [r4, #0]
 8009214:	2000      	movs	r0, #0
 8009216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800921a:	462a      	mov	r2, r5
 800921c:	f000 fbfc 	bl	8009a18 <_realloc_r>
 8009220:	4606      	mov	r6, r0
 8009222:	2800      	cmp	r0, #0
 8009224:	d1e0      	bne.n	80091e8 <__ssputs_r+0x5c>
 8009226:	6921      	ldr	r1, [r4, #16]
 8009228:	4650      	mov	r0, sl
 800922a:	f7ff fb2d 	bl	8008888 <_free_r>
 800922e:	230c      	movs	r3, #12
 8009230:	f8ca 3000 	str.w	r3, [sl]
 8009234:	89a3      	ldrh	r3, [r4, #12]
 8009236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800923a:	81a3      	strh	r3, [r4, #12]
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	e7e9      	b.n	8009216 <__ssputs_r+0x8a>
	...

08009244 <_svfiprintf_r>:
 8009244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009248:	4698      	mov	r8, r3
 800924a:	898b      	ldrh	r3, [r1, #12]
 800924c:	061b      	lsls	r3, r3, #24
 800924e:	b09d      	sub	sp, #116	@ 0x74
 8009250:	4607      	mov	r7, r0
 8009252:	460d      	mov	r5, r1
 8009254:	4614      	mov	r4, r2
 8009256:	d510      	bpl.n	800927a <_svfiprintf_r+0x36>
 8009258:	690b      	ldr	r3, [r1, #16]
 800925a:	b973      	cbnz	r3, 800927a <_svfiprintf_r+0x36>
 800925c:	2140      	movs	r1, #64	@ 0x40
 800925e:	f7ff fb87 	bl	8008970 <_malloc_r>
 8009262:	6028      	str	r0, [r5, #0]
 8009264:	6128      	str	r0, [r5, #16]
 8009266:	b930      	cbnz	r0, 8009276 <_svfiprintf_r+0x32>
 8009268:	230c      	movs	r3, #12
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	b01d      	add	sp, #116	@ 0x74
 8009272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009276:	2340      	movs	r3, #64	@ 0x40
 8009278:	616b      	str	r3, [r5, #20]
 800927a:	2300      	movs	r3, #0
 800927c:	9309      	str	r3, [sp, #36]	@ 0x24
 800927e:	2320      	movs	r3, #32
 8009280:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009284:	f8cd 800c 	str.w	r8, [sp, #12]
 8009288:	2330      	movs	r3, #48	@ 0x30
 800928a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009428 <_svfiprintf_r+0x1e4>
 800928e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009292:	f04f 0901 	mov.w	r9, #1
 8009296:	4623      	mov	r3, r4
 8009298:	469a      	mov	sl, r3
 800929a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800929e:	b10a      	cbz	r2, 80092a4 <_svfiprintf_r+0x60>
 80092a0:	2a25      	cmp	r2, #37	@ 0x25
 80092a2:	d1f9      	bne.n	8009298 <_svfiprintf_r+0x54>
 80092a4:	ebba 0b04 	subs.w	fp, sl, r4
 80092a8:	d00b      	beq.n	80092c2 <_svfiprintf_r+0x7e>
 80092aa:	465b      	mov	r3, fp
 80092ac:	4622      	mov	r2, r4
 80092ae:	4629      	mov	r1, r5
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7ff ff6b 	bl	800918c <__ssputs_r>
 80092b6:	3001      	adds	r0, #1
 80092b8:	f000 80a7 	beq.w	800940a <_svfiprintf_r+0x1c6>
 80092bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092be:	445a      	add	r2, fp
 80092c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80092c2:	f89a 3000 	ldrb.w	r3, [sl]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 809f 	beq.w	800940a <_svfiprintf_r+0x1c6>
 80092cc:	2300      	movs	r3, #0
 80092ce:	f04f 32ff 	mov.w	r2, #4294967295
 80092d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092d6:	f10a 0a01 	add.w	sl, sl, #1
 80092da:	9304      	str	r3, [sp, #16]
 80092dc:	9307      	str	r3, [sp, #28]
 80092de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80092e4:	4654      	mov	r4, sl
 80092e6:	2205      	movs	r2, #5
 80092e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ec:	484e      	ldr	r0, [pc, #312]	@ (8009428 <_svfiprintf_r+0x1e4>)
 80092ee:	f7f6 ff77 	bl	80001e0 <memchr>
 80092f2:	9a04      	ldr	r2, [sp, #16]
 80092f4:	b9d8      	cbnz	r0, 800932e <_svfiprintf_r+0xea>
 80092f6:	06d0      	lsls	r0, r2, #27
 80092f8:	bf44      	itt	mi
 80092fa:	2320      	movmi	r3, #32
 80092fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009300:	0711      	lsls	r1, r2, #28
 8009302:	bf44      	itt	mi
 8009304:	232b      	movmi	r3, #43	@ 0x2b
 8009306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800930a:	f89a 3000 	ldrb.w	r3, [sl]
 800930e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009310:	d015      	beq.n	800933e <_svfiprintf_r+0xfa>
 8009312:	9a07      	ldr	r2, [sp, #28]
 8009314:	4654      	mov	r4, sl
 8009316:	2000      	movs	r0, #0
 8009318:	f04f 0c0a 	mov.w	ip, #10
 800931c:	4621      	mov	r1, r4
 800931e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009322:	3b30      	subs	r3, #48	@ 0x30
 8009324:	2b09      	cmp	r3, #9
 8009326:	d94b      	bls.n	80093c0 <_svfiprintf_r+0x17c>
 8009328:	b1b0      	cbz	r0, 8009358 <_svfiprintf_r+0x114>
 800932a:	9207      	str	r2, [sp, #28]
 800932c:	e014      	b.n	8009358 <_svfiprintf_r+0x114>
 800932e:	eba0 0308 	sub.w	r3, r0, r8
 8009332:	fa09 f303 	lsl.w	r3, r9, r3
 8009336:	4313      	orrs	r3, r2
 8009338:	9304      	str	r3, [sp, #16]
 800933a:	46a2      	mov	sl, r4
 800933c:	e7d2      	b.n	80092e4 <_svfiprintf_r+0xa0>
 800933e:	9b03      	ldr	r3, [sp, #12]
 8009340:	1d19      	adds	r1, r3, #4
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	9103      	str	r1, [sp, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	bfbb      	ittet	lt
 800934a:	425b      	neglt	r3, r3
 800934c:	f042 0202 	orrlt.w	r2, r2, #2
 8009350:	9307      	strge	r3, [sp, #28]
 8009352:	9307      	strlt	r3, [sp, #28]
 8009354:	bfb8      	it	lt
 8009356:	9204      	strlt	r2, [sp, #16]
 8009358:	7823      	ldrb	r3, [r4, #0]
 800935a:	2b2e      	cmp	r3, #46	@ 0x2e
 800935c:	d10a      	bne.n	8009374 <_svfiprintf_r+0x130>
 800935e:	7863      	ldrb	r3, [r4, #1]
 8009360:	2b2a      	cmp	r3, #42	@ 0x2a
 8009362:	d132      	bne.n	80093ca <_svfiprintf_r+0x186>
 8009364:	9b03      	ldr	r3, [sp, #12]
 8009366:	1d1a      	adds	r2, r3, #4
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	9203      	str	r2, [sp, #12]
 800936c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009370:	3402      	adds	r4, #2
 8009372:	9305      	str	r3, [sp, #20]
 8009374:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009438 <_svfiprintf_r+0x1f4>
 8009378:	7821      	ldrb	r1, [r4, #0]
 800937a:	2203      	movs	r2, #3
 800937c:	4650      	mov	r0, sl
 800937e:	f7f6 ff2f 	bl	80001e0 <memchr>
 8009382:	b138      	cbz	r0, 8009394 <_svfiprintf_r+0x150>
 8009384:	9b04      	ldr	r3, [sp, #16]
 8009386:	eba0 000a 	sub.w	r0, r0, sl
 800938a:	2240      	movs	r2, #64	@ 0x40
 800938c:	4082      	lsls	r2, r0
 800938e:	4313      	orrs	r3, r2
 8009390:	3401      	adds	r4, #1
 8009392:	9304      	str	r3, [sp, #16]
 8009394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009398:	4824      	ldr	r0, [pc, #144]	@ (800942c <_svfiprintf_r+0x1e8>)
 800939a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800939e:	2206      	movs	r2, #6
 80093a0:	f7f6 ff1e 	bl	80001e0 <memchr>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d036      	beq.n	8009416 <_svfiprintf_r+0x1d2>
 80093a8:	4b21      	ldr	r3, [pc, #132]	@ (8009430 <_svfiprintf_r+0x1ec>)
 80093aa:	bb1b      	cbnz	r3, 80093f4 <_svfiprintf_r+0x1b0>
 80093ac:	9b03      	ldr	r3, [sp, #12]
 80093ae:	3307      	adds	r3, #7
 80093b0:	f023 0307 	bic.w	r3, r3, #7
 80093b4:	3308      	adds	r3, #8
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093ba:	4433      	add	r3, r6
 80093bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80093be:	e76a      	b.n	8009296 <_svfiprintf_r+0x52>
 80093c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80093c4:	460c      	mov	r4, r1
 80093c6:	2001      	movs	r0, #1
 80093c8:	e7a8      	b.n	800931c <_svfiprintf_r+0xd8>
 80093ca:	2300      	movs	r3, #0
 80093cc:	3401      	adds	r4, #1
 80093ce:	9305      	str	r3, [sp, #20]
 80093d0:	4619      	mov	r1, r3
 80093d2:	f04f 0c0a 	mov.w	ip, #10
 80093d6:	4620      	mov	r0, r4
 80093d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093dc:	3a30      	subs	r2, #48	@ 0x30
 80093de:	2a09      	cmp	r2, #9
 80093e0:	d903      	bls.n	80093ea <_svfiprintf_r+0x1a6>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d0c6      	beq.n	8009374 <_svfiprintf_r+0x130>
 80093e6:	9105      	str	r1, [sp, #20]
 80093e8:	e7c4      	b.n	8009374 <_svfiprintf_r+0x130>
 80093ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80093ee:	4604      	mov	r4, r0
 80093f0:	2301      	movs	r3, #1
 80093f2:	e7f0      	b.n	80093d6 <_svfiprintf_r+0x192>
 80093f4:	ab03      	add	r3, sp, #12
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	462a      	mov	r2, r5
 80093fa:	4b0e      	ldr	r3, [pc, #56]	@ (8009434 <_svfiprintf_r+0x1f0>)
 80093fc:	a904      	add	r1, sp, #16
 80093fe:	4638      	mov	r0, r7
 8009400:	f7fd fd92 	bl	8006f28 <_printf_float>
 8009404:	1c42      	adds	r2, r0, #1
 8009406:	4606      	mov	r6, r0
 8009408:	d1d6      	bne.n	80093b8 <_svfiprintf_r+0x174>
 800940a:	89ab      	ldrh	r3, [r5, #12]
 800940c:	065b      	lsls	r3, r3, #25
 800940e:	f53f af2d 	bmi.w	800926c <_svfiprintf_r+0x28>
 8009412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009414:	e72c      	b.n	8009270 <_svfiprintf_r+0x2c>
 8009416:	ab03      	add	r3, sp, #12
 8009418:	9300      	str	r3, [sp, #0]
 800941a:	462a      	mov	r2, r5
 800941c:	4b05      	ldr	r3, [pc, #20]	@ (8009434 <_svfiprintf_r+0x1f0>)
 800941e:	a904      	add	r1, sp, #16
 8009420:	4638      	mov	r0, r7
 8009422:	f7fe f819 	bl	8007458 <_printf_i>
 8009426:	e7ed      	b.n	8009404 <_svfiprintf_r+0x1c0>
 8009428:	08009e50 	.word	0x08009e50
 800942c:	08009e5a 	.word	0x08009e5a
 8009430:	08006f29 	.word	0x08006f29
 8009434:	0800918d 	.word	0x0800918d
 8009438:	08009e56 	.word	0x08009e56

0800943c <__sfputc_r>:
 800943c:	6893      	ldr	r3, [r2, #8]
 800943e:	3b01      	subs	r3, #1
 8009440:	2b00      	cmp	r3, #0
 8009442:	b410      	push	{r4}
 8009444:	6093      	str	r3, [r2, #8]
 8009446:	da08      	bge.n	800945a <__sfputc_r+0x1e>
 8009448:	6994      	ldr	r4, [r2, #24]
 800944a:	42a3      	cmp	r3, r4
 800944c:	db01      	blt.n	8009452 <__sfputc_r+0x16>
 800944e:	290a      	cmp	r1, #10
 8009450:	d103      	bne.n	800945a <__sfputc_r+0x1e>
 8009452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009456:	f7fe bab4 	b.w	80079c2 <__swbuf_r>
 800945a:	6813      	ldr	r3, [r2, #0]
 800945c:	1c58      	adds	r0, r3, #1
 800945e:	6010      	str	r0, [r2, #0]
 8009460:	7019      	strb	r1, [r3, #0]
 8009462:	4608      	mov	r0, r1
 8009464:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009468:	4770      	bx	lr

0800946a <__sfputs_r>:
 800946a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946c:	4606      	mov	r6, r0
 800946e:	460f      	mov	r7, r1
 8009470:	4614      	mov	r4, r2
 8009472:	18d5      	adds	r5, r2, r3
 8009474:	42ac      	cmp	r4, r5
 8009476:	d101      	bne.n	800947c <__sfputs_r+0x12>
 8009478:	2000      	movs	r0, #0
 800947a:	e007      	b.n	800948c <__sfputs_r+0x22>
 800947c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009480:	463a      	mov	r2, r7
 8009482:	4630      	mov	r0, r6
 8009484:	f7ff ffda 	bl	800943c <__sfputc_r>
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	d1f3      	bne.n	8009474 <__sfputs_r+0xa>
 800948c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009490 <_vfiprintf_r>:
 8009490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	460d      	mov	r5, r1
 8009496:	b09d      	sub	sp, #116	@ 0x74
 8009498:	4614      	mov	r4, r2
 800949a:	4698      	mov	r8, r3
 800949c:	4606      	mov	r6, r0
 800949e:	b118      	cbz	r0, 80094a8 <_vfiprintf_r+0x18>
 80094a0:	6a03      	ldr	r3, [r0, #32]
 80094a2:	b90b      	cbnz	r3, 80094a8 <_vfiprintf_r+0x18>
 80094a4:	f7fe f984 	bl	80077b0 <__sinit>
 80094a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094aa:	07d9      	lsls	r1, r3, #31
 80094ac:	d405      	bmi.n	80094ba <_vfiprintf_r+0x2a>
 80094ae:	89ab      	ldrh	r3, [r5, #12]
 80094b0:	059a      	lsls	r2, r3, #22
 80094b2:	d402      	bmi.n	80094ba <_vfiprintf_r+0x2a>
 80094b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094b6:	f7fe fb96 	bl	8007be6 <__retarget_lock_acquire_recursive>
 80094ba:	89ab      	ldrh	r3, [r5, #12]
 80094bc:	071b      	lsls	r3, r3, #28
 80094be:	d501      	bpl.n	80094c4 <_vfiprintf_r+0x34>
 80094c0:	692b      	ldr	r3, [r5, #16]
 80094c2:	b99b      	cbnz	r3, 80094ec <_vfiprintf_r+0x5c>
 80094c4:	4629      	mov	r1, r5
 80094c6:	4630      	mov	r0, r6
 80094c8:	f7fe faba 	bl	8007a40 <__swsetup_r>
 80094cc:	b170      	cbz	r0, 80094ec <_vfiprintf_r+0x5c>
 80094ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094d0:	07dc      	lsls	r4, r3, #31
 80094d2:	d504      	bpl.n	80094de <_vfiprintf_r+0x4e>
 80094d4:	f04f 30ff 	mov.w	r0, #4294967295
 80094d8:	b01d      	add	sp, #116	@ 0x74
 80094da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094de:	89ab      	ldrh	r3, [r5, #12]
 80094e0:	0598      	lsls	r0, r3, #22
 80094e2:	d4f7      	bmi.n	80094d4 <_vfiprintf_r+0x44>
 80094e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094e6:	f7fe fb7f 	bl	8007be8 <__retarget_lock_release_recursive>
 80094ea:	e7f3      	b.n	80094d4 <_vfiprintf_r+0x44>
 80094ec:	2300      	movs	r3, #0
 80094ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80094f0:	2320      	movs	r3, #32
 80094f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80094fa:	2330      	movs	r3, #48	@ 0x30
 80094fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80096ac <_vfiprintf_r+0x21c>
 8009500:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009504:	f04f 0901 	mov.w	r9, #1
 8009508:	4623      	mov	r3, r4
 800950a:	469a      	mov	sl, r3
 800950c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009510:	b10a      	cbz	r2, 8009516 <_vfiprintf_r+0x86>
 8009512:	2a25      	cmp	r2, #37	@ 0x25
 8009514:	d1f9      	bne.n	800950a <_vfiprintf_r+0x7a>
 8009516:	ebba 0b04 	subs.w	fp, sl, r4
 800951a:	d00b      	beq.n	8009534 <_vfiprintf_r+0xa4>
 800951c:	465b      	mov	r3, fp
 800951e:	4622      	mov	r2, r4
 8009520:	4629      	mov	r1, r5
 8009522:	4630      	mov	r0, r6
 8009524:	f7ff ffa1 	bl	800946a <__sfputs_r>
 8009528:	3001      	adds	r0, #1
 800952a:	f000 80a7 	beq.w	800967c <_vfiprintf_r+0x1ec>
 800952e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009530:	445a      	add	r2, fp
 8009532:	9209      	str	r2, [sp, #36]	@ 0x24
 8009534:	f89a 3000 	ldrb.w	r3, [sl]
 8009538:	2b00      	cmp	r3, #0
 800953a:	f000 809f 	beq.w	800967c <_vfiprintf_r+0x1ec>
 800953e:	2300      	movs	r3, #0
 8009540:	f04f 32ff 	mov.w	r2, #4294967295
 8009544:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009548:	f10a 0a01 	add.w	sl, sl, #1
 800954c:	9304      	str	r3, [sp, #16]
 800954e:	9307      	str	r3, [sp, #28]
 8009550:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009554:	931a      	str	r3, [sp, #104]	@ 0x68
 8009556:	4654      	mov	r4, sl
 8009558:	2205      	movs	r2, #5
 800955a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800955e:	4853      	ldr	r0, [pc, #332]	@ (80096ac <_vfiprintf_r+0x21c>)
 8009560:	f7f6 fe3e 	bl	80001e0 <memchr>
 8009564:	9a04      	ldr	r2, [sp, #16]
 8009566:	b9d8      	cbnz	r0, 80095a0 <_vfiprintf_r+0x110>
 8009568:	06d1      	lsls	r1, r2, #27
 800956a:	bf44      	itt	mi
 800956c:	2320      	movmi	r3, #32
 800956e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009572:	0713      	lsls	r3, r2, #28
 8009574:	bf44      	itt	mi
 8009576:	232b      	movmi	r3, #43	@ 0x2b
 8009578:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800957c:	f89a 3000 	ldrb.w	r3, [sl]
 8009580:	2b2a      	cmp	r3, #42	@ 0x2a
 8009582:	d015      	beq.n	80095b0 <_vfiprintf_r+0x120>
 8009584:	9a07      	ldr	r2, [sp, #28]
 8009586:	4654      	mov	r4, sl
 8009588:	2000      	movs	r0, #0
 800958a:	f04f 0c0a 	mov.w	ip, #10
 800958e:	4621      	mov	r1, r4
 8009590:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009594:	3b30      	subs	r3, #48	@ 0x30
 8009596:	2b09      	cmp	r3, #9
 8009598:	d94b      	bls.n	8009632 <_vfiprintf_r+0x1a2>
 800959a:	b1b0      	cbz	r0, 80095ca <_vfiprintf_r+0x13a>
 800959c:	9207      	str	r2, [sp, #28]
 800959e:	e014      	b.n	80095ca <_vfiprintf_r+0x13a>
 80095a0:	eba0 0308 	sub.w	r3, r0, r8
 80095a4:	fa09 f303 	lsl.w	r3, r9, r3
 80095a8:	4313      	orrs	r3, r2
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	46a2      	mov	sl, r4
 80095ae:	e7d2      	b.n	8009556 <_vfiprintf_r+0xc6>
 80095b0:	9b03      	ldr	r3, [sp, #12]
 80095b2:	1d19      	adds	r1, r3, #4
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	9103      	str	r1, [sp, #12]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	bfbb      	ittet	lt
 80095bc:	425b      	neglt	r3, r3
 80095be:	f042 0202 	orrlt.w	r2, r2, #2
 80095c2:	9307      	strge	r3, [sp, #28]
 80095c4:	9307      	strlt	r3, [sp, #28]
 80095c6:	bfb8      	it	lt
 80095c8:	9204      	strlt	r2, [sp, #16]
 80095ca:	7823      	ldrb	r3, [r4, #0]
 80095cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80095ce:	d10a      	bne.n	80095e6 <_vfiprintf_r+0x156>
 80095d0:	7863      	ldrb	r3, [r4, #1]
 80095d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80095d4:	d132      	bne.n	800963c <_vfiprintf_r+0x1ac>
 80095d6:	9b03      	ldr	r3, [sp, #12]
 80095d8:	1d1a      	adds	r2, r3, #4
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	9203      	str	r2, [sp, #12]
 80095de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095e2:	3402      	adds	r4, #2
 80095e4:	9305      	str	r3, [sp, #20]
 80095e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80096bc <_vfiprintf_r+0x22c>
 80095ea:	7821      	ldrb	r1, [r4, #0]
 80095ec:	2203      	movs	r2, #3
 80095ee:	4650      	mov	r0, sl
 80095f0:	f7f6 fdf6 	bl	80001e0 <memchr>
 80095f4:	b138      	cbz	r0, 8009606 <_vfiprintf_r+0x176>
 80095f6:	9b04      	ldr	r3, [sp, #16]
 80095f8:	eba0 000a 	sub.w	r0, r0, sl
 80095fc:	2240      	movs	r2, #64	@ 0x40
 80095fe:	4082      	lsls	r2, r0
 8009600:	4313      	orrs	r3, r2
 8009602:	3401      	adds	r4, #1
 8009604:	9304      	str	r3, [sp, #16]
 8009606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800960a:	4829      	ldr	r0, [pc, #164]	@ (80096b0 <_vfiprintf_r+0x220>)
 800960c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009610:	2206      	movs	r2, #6
 8009612:	f7f6 fde5 	bl	80001e0 <memchr>
 8009616:	2800      	cmp	r0, #0
 8009618:	d03f      	beq.n	800969a <_vfiprintf_r+0x20a>
 800961a:	4b26      	ldr	r3, [pc, #152]	@ (80096b4 <_vfiprintf_r+0x224>)
 800961c:	bb1b      	cbnz	r3, 8009666 <_vfiprintf_r+0x1d6>
 800961e:	9b03      	ldr	r3, [sp, #12]
 8009620:	3307      	adds	r3, #7
 8009622:	f023 0307 	bic.w	r3, r3, #7
 8009626:	3308      	adds	r3, #8
 8009628:	9303      	str	r3, [sp, #12]
 800962a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800962c:	443b      	add	r3, r7
 800962e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009630:	e76a      	b.n	8009508 <_vfiprintf_r+0x78>
 8009632:	fb0c 3202 	mla	r2, ip, r2, r3
 8009636:	460c      	mov	r4, r1
 8009638:	2001      	movs	r0, #1
 800963a:	e7a8      	b.n	800958e <_vfiprintf_r+0xfe>
 800963c:	2300      	movs	r3, #0
 800963e:	3401      	adds	r4, #1
 8009640:	9305      	str	r3, [sp, #20]
 8009642:	4619      	mov	r1, r3
 8009644:	f04f 0c0a 	mov.w	ip, #10
 8009648:	4620      	mov	r0, r4
 800964a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800964e:	3a30      	subs	r2, #48	@ 0x30
 8009650:	2a09      	cmp	r2, #9
 8009652:	d903      	bls.n	800965c <_vfiprintf_r+0x1cc>
 8009654:	2b00      	cmp	r3, #0
 8009656:	d0c6      	beq.n	80095e6 <_vfiprintf_r+0x156>
 8009658:	9105      	str	r1, [sp, #20]
 800965a:	e7c4      	b.n	80095e6 <_vfiprintf_r+0x156>
 800965c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009660:	4604      	mov	r4, r0
 8009662:	2301      	movs	r3, #1
 8009664:	e7f0      	b.n	8009648 <_vfiprintf_r+0x1b8>
 8009666:	ab03      	add	r3, sp, #12
 8009668:	9300      	str	r3, [sp, #0]
 800966a:	462a      	mov	r2, r5
 800966c:	4b12      	ldr	r3, [pc, #72]	@ (80096b8 <_vfiprintf_r+0x228>)
 800966e:	a904      	add	r1, sp, #16
 8009670:	4630      	mov	r0, r6
 8009672:	f7fd fc59 	bl	8006f28 <_printf_float>
 8009676:	4607      	mov	r7, r0
 8009678:	1c78      	adds	r0, r7, #1
 800967a:	d1d6      	bne.n	800962a <_vfiprintf_r+0x19a>
 800967c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800967e:	07d9      	lsls	r1, r3, #31
 8009680:	d405      	bmi.n	800968e <_vfiprintf_r+0x1fe>
 8009682:	89ab      	ldrh	r3, [r5, #12]
 8009684:	059a      	lsls	r2, r3, #22
 8009686:	d402      	bmi.n	800968e <_vfiprintf_r+0x1fe>
 8009688:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800968a:	f7fe faad 	bl	8007be8 <__retarget_lock_release_recursive>
 800968e:	89ab      	ldrh	r3, [r5, #12]
 8009690:	065b      	lsls	r3, r3, #25
 8009692:	f53f af1f 	bmi.w	80094d4 <_vfiprintf_r+0x44>
 8009696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009698:	e71e      	b.n	80094d8 <_vfiprintf_r+0x48>
 800969a:	ab03      	add	r3, sp, #12
 800969c:	9300      	str	r3, [sp, #0]
 800969e:	462a      	mov	r2, r5
 80096a0:	4b05      	ldr	r3, [pc, #20]	@ (80096b8 <_vfiprintf_r+0x228>)
 80096a2:	a904      	add	r1, sp, #16
 80096a4:	4630      	mov	r0, r6
 80096a6:	f7fd fed7 	bl	8007458 <_printf_i>
 80096aa:	e7e4      	b.n	8009676 <_vfiprintf_r+0x1e6>
 80096ac:	08009e50 	.word	0x08009e50
 80096b0:	08009e5a 	.word	0x08009e5a
 80096b4:	08006f29 	.word	0x08006f29
 80096b8:	0800946b 	.word	0x0800946b
 80096bc:	08009e56 	.word	0x08009e56

080096c0 <__sflush_r>:
 80096c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c8:	0716      	lsls	r6, r2, #28
 80096ca:	4605      	mov	r5, r0
 80096cc:	460c      	mov	r4, r1
 80096ce:	d454      	bmi.n	800977a <__sflush_r+0xba>
 80096d0:	684b      	ldr	r3, [r1, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	dc02      	bgt.n	80096dc <__sflush_r+0x1c>
 80096d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80096d8:	2b00      	cmp	r3, #0
 80096da:	dd48      	ble.n	800976e <__sflush_r+0xae>
 80096dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096de:	2e00      	cmp	r6, #0
 80096e0:	d045      	beq.n	800976e <__sflush_r+0xae>
 80096e2:	2300      	movs	r3, #0
 80096e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80096e8:	682f      	ldr	r7, [r5, #0]
 80096ea:	6a21      	ldr	r1, [r4, #32]
 80096ec:	602b      	str	r3, [r5, #0]
 80096ee:	d030      	beq.n	8009752 <__sflush_r+0x92>
 80096f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80096f2:	89a3      	ldrh	r3, [r4, #12]
 80096f4:	0759      	lsls	r1, r3, #29
 80096f6:	d505      	bpl.n	8009704 <__sflush_r+0x44>
 80096f8:	6863      	ldr	r3, [r4, #4]
 80096fa:	1ad2      	subs	r2, r2, r3
 80096fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096fe:	b10b      	cbz	r3, 8009704 <__sflush_r+0x44>
 8009700:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009702:	1ad2      	subs	r2, r2, r3
 8009704:	2300      	movs	r3, #0
 8009706:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009708:	6a21      	ldr	r1, [r4, #32]
 800970a:	4628      	mov	r0, r5
 800970c:	47b0      	blx	r6
 800970e:	1c43      	adds	r3, r0, #1
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	d106      	bne.n	8009722 <__sflush_r+0x62>
 8009714:	6829      	ldr	r1, [r5, #0]
 8009716:	291d      	cmp	r1, #29
 8009718:	d82b      	bhi.n	8009772 <__sflush_r+0xb2>
 800971a:	4a2a      	ldr	r2, [pc, #168]	@ (80097c4 <__sflush_r+0x104>)
 800971c:	410a      	asrs	r2, r1
 800971e:	07d6      	lsls	r6, r2, #31
 8009720:	d427      	bmi.n	8009772 <__sflush_r+0xb2>
 8009722:	2200      	movs	r2, #0
 8009724:	6062      	str	r2, [r4, #4]
 8009726:	04d9      	lsls	r1, r3, #19
 8009728:	6922      	ldr	r2, [r4, #16]
 800972a:	6022      	str	r2, [r4, #0]
 800972c:	d504      	bpl.n	8009738 <__sflush_r+0x78>
 800972e:	1c42      	adds	r2, r0, #1
 8009730:	d101      	bne.n	8009736 <__sflush_r+0x76>
 8009732:	682b      	ldr	r3, [r5, #0]
 8009734:	b903      	cbnz	r3, 8009738 <__sflush_r+0x78>
 8009736:	6560      	str	r0, [r4, #84]	@ 0x54
 8009738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800973a:	602f      	str	r7, [r5, #0]
 800973c:	b1b9      	cbz	r1, 800976e <__sflush_r+0xae>
 800973e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009742:	4299      	cmp	r1, r3
 8009744:	d002      	beq.n	800974c <__sflush_r+0x8c>
 8009746:	4628      	mov	r0, r5
 8009748:	f7ff f89e 	bl	8008888 <_free_r>
 800974c:	2300      	movs	r3, #0
 800974e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009750:	e00d      	b.n	800976e <__sflush_r+0xae>
 8009752:	2301      	movs	r3, #1
 8009754:	4628      	mov	r0, r5
 8009756:	47b0      	blx	r6
 8009758:	4602      	mov	r2, r0
 800975a:	1c50      	adds	r0, r2, #1
 800975c:	d1c9      	bne.n	80096f2 <__sflush_r+0x32>
 800975e:	682b      	ldr	r3, [r5, #0]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d0c6      	beq.n	80096f2 <__sflush_r+0x32>
 8009764:	2b1d      	cmp	r3, #29
 8009766:	d001      	beq.n	800976c <__sflush_r+0xac>
 8009768:	2b16      	cmp	r3, #22
 800976a:	d11e      	bne.n	80097aa <__sflush_r+0xea>
 800976c:	602f      	str	r7, [r5, #0]
 800976e:	2000      	movs	r0, #0
 8009770:	e022      	b.n	80097b8 <__sflush_r+0xf8>
 8009772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009776:	b21b      	sxth	r3, r3
 8009778:	e01b      	b.n	80097b2 <__sflush_r+0xf2>
 800977a:	690f      	ldr	r7, [r1, #16]
 800977c:	2f00      	cmp	r7, #0
 800977e:	d0f6      	beq.n	800976e <__sflush_r+0xae>
 8009780:	0793      	lsls	r3, r2, #30
 8009782:	680e      	ldr	r6, [r1, #0]
 8009784:	bf08      	it	eq
 8009786:	694b      	ldreq	r3, [r1, #20]
 8009788:	600f      	str	r7, [r1, #0]
 800978a:	bf18      	it	ne
 800978c:	2300      	movne	r3, #0
 800978e:	eba6 0807 	sub.w	r8, r6, r7
 8009792:	608b      	str	r3, [r1, #8]
 8009794:	f1b8 0f00 	cmp.w	r8, #0
 8009798:	dde9      	ble.n	800976e <__sflush_r+0xae>
 800979a:	6a21      	ldr	r1, [r4, #32]
 800979c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800979e:	4643      	mov	r3, r8
 80097a0:	463a      	mov	r2, r7
 80097a2:	4628      	mov	r0, r5
 80097a4:	47b0      	blx	r6
 80097a6:	2800      	cmp	r0, #0
 80097a8:	dc08      	bgt.n	80097bc <__sflush_r+0xfc>
 80097aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097b2:	81a3      	strh	r3, [r4, #12]
 80097b4:	f04f 30ff 	mov.w	r0, #4294967295
 80097b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097bc:	4407      	add	r7, r0
 80097be:	eba8 0800 	sub.w	r8, r8, r0
 80097c2:	e7e7      	b.n	8009794 <__sflush_r+0xd4>
 80097c4:	dfbffffe 	.word	0xdfbffffe

080097c8 <_fflush_r>:
 80097c8:	b538      	push	{r3, r4, r5, lr}
 80097ca:	690b      	ldr	r3, [r1, #16]
 80097cc:	4605      	mov	r5, r0
 80097ce:	460c      	mov	r4, r1
 80097d0:	b913      	cbnz	r3, 80097d8 <_fflush_r+0x10>
 80097d2:	2500      	movs	r5, #0
 80097d4:	4628      	mov	r0, r5
 80097d6:	bd38      	pop	{r3, r4, r5, pc}
 80097d8:	b118      	cbz	r0, 80097e2 <_fflush_r+0x1a>
 80097da:	6a03      	ldr	r3, [r0, #32]
 80097dc:	b90b      	cbnz	r3, 80097e2 <_fflush_r+0x1a>
 80097de:	f7fd ffe7 	bl	80077b0 <__sinit>
 80097e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d0f3      	beq.n	80097d2 <_fflush_r+0xa>
 80097ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80097ec:	07d0      	lsls	r0, r2, #31
 80097ee:	d404      	bmi.n	80097fa <_fflush_r+0x32>
 80097f0:	0599      	lsls	r1, r3, #22
 80097f2:	d402      	bmi.n	80097fa <_fflush_r+0x32>
 80097f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097f6:	f7fe f9f6 	bl	8007be6 <__retarget_lock_acquire_recursive>
 80097fa:	4628      	mov	r0, r5
 80097fc:	4621      	mov	r1, r4
 80097fe:	f7ff ff5f 	bl	80096c0 <__sflush_r>
 8009802:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009804:	07da      	lsls	r2, r3, #31
 8009806:	4605      	mov	r5, r0
 8009808:	d4e4      	bmi.n	80097d4 <_fflush_r+0xc>
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	059b      	lsls	r3, r3, #22
 800980e:	d4e1      	bmi.n	80097d4 <_fflush_r+0xc>
 8009810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009812:	f7fe f9e9 	bl	8007be8 <__retarget_lock_release_recursive>
 8009816:	e7dd      	b.n	80097d4 <_fflush_r+0xc>

08009818 <__swhatbuf_r>:
 8009818:	b570      	push	{r4, r5, r6, lr}
 800981a:	460c      	mov	r4, r1
 800981c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009820:	2900      	cmp	r1, #0
 8009822:	b096      	sub	sp, #88	@ 0x58
 8009824:	4615      	mov	r5, r2
 8009826:	461e      	mov	r6, r3
 8009828:	da0d      	bge.n	8009846 <__swhatbuf_r+0x2e>
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009830:	f04f 0100 	mov.w	r1, #0
 8009834:	bf14      	ite	ne
 8009836:	2340      	movne	r3, #64	@ 0x40
 8009838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800983c:	2000      	movs	r0, #0
 800983e:	6031      	str	r1, [r6, #0]
 8009840:	602b      	str	r3, [r5, #0]
 8009842:	b016      	add	sp, #88	@ 0x58
 8009844:	bd70      	pop	{r4, r5, r6, pc}
 8009846:	466a      	mov	r2, sp
 8009848:	f000 f862 	bl	8009910 <_fstat_r>
 800984c:	2800      	cmp	r0, #0
 800984e:	dbec      	blt.n	800982a <__swhatbuf_r+0x12>
 8009850:	9901      	ldr	r1, [sp, #4]
 8009852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800985a:	4259      	negs	r1, r3
 800985c:	4159      	adcs	r1, r3
 800985e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009862:	e7eb      	b.n	800983c <__swhatbuf_r+0x24>

08009864 <__smakebuf_r>:
 8009864:	898b      	ldrh	r3, [r1, #12]
 8009866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009868:	079d      	lsls	r5, r3, #30
 800986a:	4606      	mov	r6, r0
 800986c:	460c      	mov	r4, r1
 800986e:	d507      	bpl.n	8009880 <__smakebuf_r+0x1c>
 8009870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009874:	6023      	str	r3, [r4, #0]
 8009876:	6123      	str	r3, [r4, #16]
 8009878:	2301      	movs	r3, #1
 800987a:	6163      	str	r3, [r4, #20]
 800987c:	b003      	add	sp, #12
 800987e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009880:	ab01      	add	r3, sp, #4
 8009882:	466a      	mov	r2, sp
 8009884:	f7ff ffc8 	bl	8009818 <__swhatbuf_r>
 8009888:	9f00      	ldr	r7, [sp, #0]
 800988a:	4605      	mov	r5, r0
 800988c:	4639      	mov	r1, r7
 800988e:	4630      	mov	r0, r6
 8009890:	f7ff f86e 	bl	8008970 <_malloc_r>
 8009894:	b948      	cbnz	r0, 80098aa <__smakebuf_r+0x46>
 8009896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800989a:	059a      	lsls	r2, r3, #22
 800989c:	d4ee      	bmi.n	800987c <__smakebuf_r+0x18>
 800989e:	f023 0303 	bic.w	r3, r3, #3
 80098a2:	f043 0302 	orr.w	r3, r3, #2
 80098a6:	81a3      	strh	r3, [r4, #12]
 80098a8:	e7e2      	b.n	8009870 <__smakebuf_r+0xc>
 80098aa:	89a3      	ldrh	r3, [r4, #12]
 80098ac:	6020      	str	r0, [r4, #0]
 80098ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098b2:	81a3      	strh	r3, [r4, #12]
 80098b4:	9b01      	ldr	r3, [sp, #4]
 80098b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80098ba:	b15b      	cbz	r3, 80098d4 <__smakebuf_r+0x70>
 80098bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098c0:	4630      	mov	r0, r6
 80098c2:	f000 f837 	bl	8009934 <_isatty_r>
 80098c6:	b128      	cbz	r0, 80098d4 <__smakebuf_r+0x70>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	f023 0303 	bic.w	r3, r3, #3
 80098ce:	f043 0301 	orr.w	r3, r3, #1
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	89a3      	ldrh	r3, [r4, #12]
 80098d6:	431d      	orrs	r5, r3
 80098d8:	81a5      	strh	r5, [r4, #12]
 80098da:	e7cf      	b.n	800987c <__smakebuf_r+0x18>

080098dc <memmove>:
 80098dc:	4288      	cmp	r0, r1
 80098de:	b510      	push	{r4, lr}
 80098e0:	eb01 0402 	add.w	r4, r1, r2
 80098e4:	d902      	bls.n	80098ec <memmove+0x10>
 80098e6:	4284      	cmp	r4, r0
 80098e8:	4623      	mov	r3, r4
 80098ea:	d807      	bhi.n	80098fc <memmove+0x20>
 80098ec:	1e43      	subs	r3, r0, #1
 80098ee:	42a1      	cmp	r1, r4
 80098f0:	d008      	beq.n	8009904 <memmove+0x28>
 80098f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098fa:	e7f8      	b.n	80098ee <memmove+0x12>
 80098fc:	4402      	add	r2, r0
 80098fe:	4601      	mov	r1, r0
 8009900:	428a      	cmp	r2, r1
 8009902:	d100      	bne.n	8009906 <memmove+0x2a>
 8009904:	bd10      	pop	{r4, pc}
 8009906:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800990a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800990e:	e7f7      	b.n	8009900 <memmove+0x24>

08009910 <_fstat_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4d07      	ldr	r5, [pc, #28]	@ (8009930 <_fstat_r+0x20>)
 8009914:	2300      	movs	r3, #0
 8009916:	4604      	mov	r4, r0
 8009918:	4608      	mov	r0, r1
 800991a:	4611      	mov	r1, r2
 800991c:	602b      	str	r3, [r5, #0]
 800991e:	f7f8 f9f5 	bl	8001d0c <_fstat>
 8009922:	1c43      	adds	r3, r0, #1
 8009924:	d102      	bne.n	800992c <_fstat_r+0x1c>
 8009926:	682b      	ldr	r3, [r5, #0]
 8009928:	b103      	cbz	r3, 800992c <_fstat_r+0x1c>
 800992a:	6023      	str	r3, [r4, #0]
 800992c:	bd38      	pop	{r3, r4, r5, pc}
 800992e:	bf00      	nop
 8009930:	20000570 	.word	0x20000570

08009934 <_isatty_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4d06      	ldr	r5, [pc, #24]	@ (8009950 <_isatty_r+0x1c>)
 8009938:	2300      	movs	r3, #0
 800993a:	4604      	mov	r4, r0
 800993c:	4608      	mov	r0, r1
 800993e:	602b      	str	r3, [r5, #0]
 8009940:	f7f8 f9f4 	bl	8001d2c <_isatty>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d102      	bne.n	800994e <_isatty_r+0x1a>
 8009948:	682b      	ldr	r3, [r5, #0]
 800994a:	b103      	cbz	r3, 800994e <_isatty_r+0x1a>
 800994c:	6023      	str	r3, [r4, #0]
 800994e:	bd38      	pop	{r3, r4, r5, pc}
 8009950:	20000570 	.word	0x20000570

08009954 <_sbrk_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4d06      	ldr	r5, [pc, #24]	@ (8009970 <_sbrk_r+0x1c>)
 8009958:	2300      	movs	r3, #0
 800995a:	4604      	mov	r4, r0
 800995c:	4608      	mov	r0, r1
 800995e:	602b      	str	r3, [r5, #0]
 8009960:	f7f8 f9fc 	bl	8001d5c <_sbrk>
 8009964:	1c43      	adds	r3, r0, #1
 8009966:	d102      	bne.n	800996e <_sbrk_r+0x1a>
 8009968:	682b      	ldr	r3, [r5, #0]
 800996a:	b103      	cbz	r3, 800996e <_sbrk_r+0x1a>
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	bd38      	pop	{r3, r4, r5, pc}
 8009970:	20000570 	.word	0x20000570

08009974 <memcpy>:
 8009974:	440a      	add	r2, r1
 8009976:	4291      	cmp	r1, r2
 8009978:	f100 33ff 	add.w	r3, r0, #4294967295
 800997c:	d100      	bne.n	8009980 <memcpy+0xc>
 800997e:	4770      	bx	lr
 8009980:	b510      	push	{r4, lr}
 8009982:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009986:	f803 4f01 	strb.w	r4, [r3, #1]!
 800998a:	4291      	cmp	r1, r2
 800998c:	d1f9      	bne.n	8009982 <memcpy+0xe>
 800998e:	bd10      	pop	{r4, pc}

08009990 <__assert_func>:
 8009990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009992:	4614      	mov	r4, r2
 8009994:	461a      	mov	r2, r3
 8009996:	4b09      	ldr	r3, [pc, #36]	@ (80099bc <__assert_func+0x2c>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4605      	mov	r5, r0
 800999c:	68d8      	ldr	r0, [r3, #12]
 800999e:	b954      	cbnz	r4, 80099b6 <__assert_func+0x26>
 80099a0:	4b07      	ldr	r3, [pc, #28]	@ (80099c0 <__assert_func+0x30>)
 80099a2:	461c      	mov	r4, r3
 80099a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099a8:	9100      	str	r1, [sp, #0]
 80099aa:	462b      	mov	r3, r5
 80099ac:	4905      	ldr	r1, [pc, #20]	@ (80099c4 <__assert_func+0x34>)
 80099ae:	f000 f86f 	bl	8009a90 <fiprintf>
 80099b2:	f000 f87f 	bl	8009ab4 <abort>
 80099b6:	4b04      	ldr	r3, [pc, #16]	@ (80099c8 <__assert_func+0x38>)
 80099b8:	e7f4      	b.n	80099a4 <__assert_func+0x14>
 80099ba:	bf00      	nop
 80099bc:	20000018 	.word	0x20000018
 80099c0:	08009ea6 	.word	0x08009ea6
 80099c4:	08009e78 	.word	0x08009e78
 80099c8:	08009e6b 	.word	0x08009e6b

080099cc <_calloc_r>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	fba1 5402 	umull	r5, r4, r1, r2
 80099d2:	b93c      	cbnz	r4, 80099e4 <_calloc_r+0x18>
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7fe ffcb 	bl	8008970 <_malloc_r>
 80099da:	4606      	mov	r6, r0
 80099dc:	b928      	cbnz	r0, 80099ea <_calloc_r+0x1e>
 80099de:	2600      	movs	r6, #0
 80099e0:	4630      	mov	r0, r6
 80099e2:	bd70      	pop	{r4, r5, r6, pc}
 80099e4:	220c      	movs	r2, #12
 80099e6:	6002      	str	r2, [r0, #0]
 80099e8:	e7f9      	b.n	80099de <_calloc_r+0x12>
 80099ea:	462a      	mov	r2, r5
 80099ec:	4621      	mov	r1, r4
 80099ee:	f7fe f87d 	bl	8007aec <memset>
 80099f2:	e7f5      	b.n	80099e0 <_calloc_r+0x14>

080099f4 <__ascii_mbtowc>:
 80099f4:	b082      	sub	sp, #8
 80099f6:	b901      	cbnz	r1, 80099fa <__ascii_mbtowc+0x6>
 80099f8:	a901      	add	r1, sp, #4
 80099fa:	b142      	cbz	r2, 8009a0e <__ascii_mbtowc+0x1a>
 80099fc:	b14b      	cbz	r3, 8009a12 <__ascii_mbtowc+0x1e>
 80099fe:	7813      	ldrb	r3, [r2, #0]
 8009a00:	600b      	str	r3, [r1, #0]
 8009a02:	7812      	ldrb	r2, [r2, #0]
 8009a04:	1e10      	subs	r0, r2, #0
 8009a06:	bf18      	it	ne
 8009a08:	2001      	movne	r0, #1
 8009a0a:	b002      	add	sp, #8
 8009a0c:	4770      	bx	lr
 8009a0e:	4610      	mov	r0, r2
 8009a10:	e7fb      	b.n	8009a0a <__ascii_mbtowc+0x16>
 8009a12:	f06f 0001 	mvn.w	r0, #1
 8009a16:	e7f8      	b.n	8009a0a <__ascii_mbtowc+0x16>

08009a18 <_realloc_r>:
 8009a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1c:	4680      	mov	r8, r0
 8009a1e:	4615      	mov	r5, r2
 8009a20:	460c      	mov	r4, r1
 8009a22:	b921      	cbnz	r1, 8009a2e <_realloc_r+0x16>
 8009a24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a28:	4611      	mov	r1, r2
 8009a2a:	f7fe bfa1 	b.w	8008970 <_malloc_r>
 8009a2e:	b92a      	cbnz	r2, 8009a3c <_realloc_r+0x24>
 8009a30:	f7fe ff2a 	bl	8008888 <_free_r>
 8009a34:	2400      	movs	r4, #0
 8009a36:	4620      	mov	r0, r4
 8009a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a3c:	f000 f841 	bl	8009ac2 <_malloc_usable_size_r>
 8009a40:	4285      	cmp	r5, r0
 8009a42:	4606      	mov	r6, r0
 8009a44:	d802      	bhi.n	8009a4c <_realloc_r+0x34>
 8009a46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a4a:	d8f4      	bhi.n	8009a36 <_realloc_r+0x1e>
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	4640      	mov	r0, r8
 8009a50:	f7fe ff8e 	bl	8008970 <_malloc_r>
 8009a54:	4607      	mov	r7, r0
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d0ec      	beq.n	8009a34 <_realloc_r+0x1c>
 8009a5a:	42b5      	cmp	r5, r6
 8009a5c:	462a      	mov	r2, r5
 8009a5e:	4621      	mov	r1, r4
 8009a60:	bf28      	it	cs
 8009a62:	4632      	movcs	r2, r6
 8009a64:	f7ff ff86 	bl	8009974 <memcpy>
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	f7fe ff0c 	bl	8008888 <_free_r>
 8009a70:	463c      	mov	r4, r7
 8009a72:	e7e0      	b.n	8009a36 <_realloc_r+0x1e>

08009a74 <__ascii_wctomb>:
 8009a74:	4603      	mov	r3, r0
 8009a76:	4608      	mov	r0, r1
 8009a78:	b141      	cbz	r1, 8009a8c <__ascii_wctomb+0x18>
 8009a7a:	2aff      	cmp	r2, #255	@ 0xff
 8009a7c:	d904      	bls.n	8009a88 <__ascii_wctomb+0x14>
 8009a7e:	228a      	movs	r2, #138	@ 0x8a
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	f04f 30ff 	mov.w	r0, #4294967295
 8009a86:	4770      	bx	lr
 8009a88:	700a      	strb	r2, [r1, #0]
 8009a8a:	2001      	movs	r0, #1
 8009a8c:	4770      	bx	lr
	...

08009a90 <fiprintf>:
 8009a90:	b40e      	push	{r1, r2, r3}
 8009a92:	b503      	push	{r0, r1, lr}
 8009a94:	4601      	mov	r1, r0
 8009a96:	ab03      	add	r3, sp, #12
 8009a98:	4805      	ldr	r0, [pc, #20]	@ (8009ab0 <fiprintf+0x20>)
 8009a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a9e:	6800      	ldr	r0, [r0, #0]
 8009aa0:	9301      	str	r3, [sp, #4]
 8009aa2:	f7ff fcf5 	bl	8009490 <_vfiprintf_r>
 8009aa6:	b002      	add	sp, #8
 8009aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aac:	b003      	add	sp, #12
 8009aae:	4770      	bx	lr
 8009ab0:	20000018 	.word	0x20000018

08009ab4 <abort>:
 8009ab4:	b508      	push	{r3, lr}
 8009ab6:	2006      	movs	r0, #6
 8009ab8:	f000 f834 	bl	8009b24 <raise>
 8009abc:	2001      	movs	r0, #1
 8009abe:	f7f8 f8d5 	bl	8001c6c <_exit>

08009ac2 <_malloc_usable_size_r>:
 8009ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ac6:	1f18      	subs	r0, r3, #4
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bfbc      	itt	lt
 8009acc:	580b      	ldrlt	r3, [r1, r0]
 8009ace:	18c0      	addlt	r0, r0, r3
 8009ad0:	4770      	bx	lr

08009ad2 <_raise_r>:
 8009ad2:	291f      	cmp	r1, #31
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	460c      	mov	r4, r1
 8009ada:	d904      	bls.n	8009ae6 <_raise_r+0x14>
 8009adc:	2316      	movs	r3, #22
 8009ade:	6003      	str	r3, [r0, #0]
 8009ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ae8:	b112      	cbz	r2, 8009af0 <_raise_r+0x1e>
 8009aea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009aee:	b94b      	cbnz	r3, 8009b04 <_raise_r+0x32>
 8009af0:	4628      	mov	r0, r5
 8009af2:	f000 f831 	bl	8009b58 <_getpid_r>
 8009af6:	4622      	mov	r2, r4
 8009af8:	4601      	mov	r1, r0
 8009afa:	4628      	mov	r0, r5
 8009afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b00:	f000 b818 	b.w	8009b34 <_kill_r>
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d00a      	beq.n	8009b1e <_raise_r+0x4c>
 8009b08:	1c59      	adds	r1, r3, #1
 8009b0a:	d103      	bne.n	8009b14 <_raise_r+0x42>
 8009b0c:	2316      	movs	r3, #22
 8009b0e:	6003      	str	r3, [r0, #0]
 8009b10:	2001      	movs	r0, #1
 8009b12:	e7e7      	b.n	8009ae4 <_raise_r+0x12>
 8009b14:	2100      	movs	r1, #0
 8009b16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	4798      	blx	r3
 8009b1e:	2000      	movs	r0, #0
 8009b20:	e7e0      	b.n	8009ae4 <_raise_r+0x12>
	...

08009b24 <raise>:
 8009b24:	4b02      	ldr	r3, [pc, #8]	@ (8009b30 <raise+0xc>)
 8009b26:	4601      	mov	r1, r0
 8009b28:	6818      	ldr	r0, [r3, #0]
 8009b2a:	f7ff bfd2 	b.w	8009ad2 <_raise_r>
 8009b2e:	bf00      	nop
 8009b30:	20000018 	.word	0x20000018

08009b34 <_kill_r>:
 8009b34:	b538      	push	{r3, r4, r5, lr}
 8009b36:	4d07      	ldr	r5, [pc, #28]	@ (8009b54 <_kill_r+0x20>)
 8009b38:	2300      	movs	r3, #0
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	4608      	mov	r0, r1
 8009b3e:	4611      	mov	r1, r2
 8009b40:	602b      	str	r3, [r5, #0]
 8009b42:	f7f8 f883 	bl	8001c4c <_kill>
 8009b46:	1c43      	adds	r3, r0, #1
 8009b48:	d102      	bne.n	8009b50 <_kill_r+0x1c>
 8009b4a:	682b      	ldr	r3, [r5, #0]
 8009b4c:	b103      	cbz	r3, 8009b50 <_kill_r+0x1c>
 8009b4e:	6023      	str	r3, [r4, #0]
 8009b50:	bd38      	pop	{r3, r4, r5, pc}
 8009b52:	bf00      	nop
 8009b54:	20000570 	.word	0x20000570

08009b58 <_getpid_r>:
 8009b58:	f7f8 b870 	b.w	8001c3c <_getpid>

08009b5c <_init>:
 8009b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5e:	bf00      	nop
 8009b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b62:	bc08      	pop	{r3}
 8009b64:	469e      	mov	lr, r3
 8009b66:	4770      	bx	lr

08009b68 <_fini>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	bf00      	nop
 8009b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b6e:	bc08      	pop	{r3}
 8009b70:	469e      	mov	lr, r3
 8009b72:	4770      	bx	lr
