// Seed: 1296345719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wor id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = $unsigned(37);
  ;
  assign id_12 = (-1'h0);
  assign id_2  = id_11;
endmodule
module module_1 #(
    parameter id_9 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_3,
      id_7,
      id_7,
      id_8,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_7
  );
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire id_10;
  assign id_1[id_9] = id_10;
  logic id_11;
  logic id_12;
endmodule
