// Seed: 789163024
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  type_14(
      id_4[1], id_4
  );
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8 = 1'b0;
  logic id_9 = 1 == (id_5);
  type_19(
      id_6, id_2 < 1
  );
  logic id_10, id_11;
  logic id_12;
endmodule
