module wrap (A, B, C, Cin, inst, Flags);

input [3:0] A, B, inst;
input Cin;

output reg [4:0] Flags;
output reg [15:0] C;

wire [15:0] A_tmp = {A,12'b0};
wire [15:0] B_tmp = {B, 12'b0};
wire [15:0] inst_tmp = {8'b0, inst, 4'b0};


 _3710alu alu1 (
	.A(A_tmp),
	.B(B_tmp),
	.C(C),
	.Cin(Cin),
	.inst(inst_tmp),
	.Flags(Flags)
 );

endmodule