
1.5e Board Two.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002e0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000474  08000474  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000474  08000474  00020044  2**0
                  CONTENTS
  4 .ARM          00000000  08000474  08000474  00020044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000474  08000474  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000474  08000474  00010474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000478  08000478  00010478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  0800047c  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020044  2**0
                  CONTENTS
 10 .bss          0000001c  20000044  20000044  00020044  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000060  20000060  00020044  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 14 .debug_line   000001af  00000000  00000000  000200b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 000000a2  00000000  00000000  00020266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00000048  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00000026  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00000048  00000000  00000000  00020378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000006b  00000000  00000000  000203c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 00000019  00000000  00000000  0002042b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000002c  00000000  00000000  00020444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000044 	.word	0x20000044
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800045c 	.word	0x0800045c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000048 	.word	0x20000048
 80001d0:	0800045c 	.word	0x0800045c

080001d4 <enable_peripheral_clocks>:

@ function to enable the clocks for the peripherals we could be using (A, B, C, D and E)
enable_peripheral_clocks:

	@ load the address of the RCC address boundary (for enabling the IO clock)
	LDR R0, =RCC
 80001d4:	4873      	ldr	r0, [pc, #460]	; (80003a4 <loop+0x36>)

	@ enable all of the GPIO peripherals in AHBENR
	LDR R1, [R0, #AHBENR]
 80001d6:	6941      	ldr	r1, [r0, #20]
	ORR R1, 1 << GPIOE_ENABLE | 1 << GPIOD_ENABLE | 1 << GPIOC_ENABLE | 1 << GPIOB_ENABLE | 1 << GPIOA_ENABLE  @ enable GPIO
 80001d8:	f441 1178 	orr.w	r1, r1, #4063232	; 0x3e0000
	STR R1, [R0, #AHBENR]
 80001dc:	6141      	str	r1, [r0, #20]

	BX LR @ return
 80001de:	4770      	bx	lr

080001e0 <enable_uart>:
enable_uart:

	@make a note about the different ways that we set specific bits in this configuration section

	@ select which UART you want to enable
	LDR R0, =GPIOC
 80001e0:	4871      	ldr	r0, [pc, #452]	; (80003a8 <loop+0x3a>)

	@ set the alternate function for the UART pins (what ever you have selected)
	LDR R1, =0x55
 80001e2:	f04f 0155 	mov.w	r1, #85	; 0x55
	STRB R1, [R0, AFRH + 1]
 80001e6:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25

	@ modify the mode of the GPIO pins you want to use to enable 'alternate function mode'
	LDR R1, [R0, GPIO_MODER]
 80001ea:	6801      	ldr	r1, [r0, #0]
	ORR R1, 0xA00000 @ Mask for pins to change to 'alternate function mode'
 80001ec:	f441 0120 	orr.w	r1, r1, #10485760	; 0xa00000
	STR R1, [R0, GPIO_MODER]
 80001f0:	6001      	str	r1, [r0, #0]

	@ modify the speed of the GPIO pins you want to use to enable 'high speed'
	LDR R1, [R0, GPIO_OSPEEDR]
 80001f2:	6881      	ldr	r1, [r0, #8]
	ORR R1, 0xF00000 @ Mask for pins to be set as high speed
 80001f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
	STR R1, [R0, GPIO_OSPEEDR]
 80001f8:	6081      	str	r1, [r0, #8]

	@ Set the enable bit for the specific UART you want to use
	@ Note: this might be in APB1ENR or APB2ENR
	@ you can find this out by looking in the datasheet
	LDR R0, =RCC @ the base address for the register to turn clocks on/off
 80001fa:	486a      	ldr	r0, [pc, #424]	; (80003a4 <loop+0x36>)
	LDR R1, [R0, #APB1ENR] @ load the original value from the enable register
 80001fc:	69c1      	ldr	r1, [r0, #28]
	ORR R1, 1 << UART_EN  @ apply the bit mask to the previous values of the enable the UART
 80001fe:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
	STR R1, [R0, #APB1ENR] @ store the modified enable register values back to RCC
 8000202:	61c1      	str	r1, [r0, #28]

	@ this is the baud rate
	MOV R1, #0x46 @ from our earlier calculations (for 8MHz), store this in register R1
 8000204:	f04f 0146 	mov.w	r1, #70	; 0x46
	LDR R0, =UART @ the base address for the register to turn clocks on/off
 8000208:	4868      	ldr	r0, [pc, #416]	; (80003ac <loop+0x3e>)
	STRH R1, [R0, #USART_BRR] @ store this value directly in the first half word (16 bits) of
 800020a:	8181      	strh	r1, [r0, #12]
							  	 @ the baud rate register

	@ we want to set a few things here, lets define their bit positions to make it more readable
	LDR R0, =UART @ the base address for the register to set up the specified UART
 800020c:	4867      	ldr	r0, [pc, #412]	; (80003ac <loop+0x3e>)
	LDR R1, [R0, #USART_CR1] @ load the original value from the enable register
 800020e:	6801      	ldr	r1, [r0, #0]
	ORR R1, 1 << UART_TE | 1 << UART_RE | 1 << UART_UE @ make a bit mask with a '1' for the bits to enable,
 8000210:	f041 010d 	orr.w	r1, r1, #13
													   @ apply the bit mask to the previous values of the enable register
	STR R1, [R0, #USART_CR1] @ store the modified enable register values back to RCC
 8000214:	6001      	str	r1, [r0, #0]

	BX LR @ return
 8000216:	4770      	bx	lr

08000218 <enable_usart>:
enable_usart:

	@make a note about the different ways that we set specific bits in this configuration section

	@ select which UART you want to enable
	LDR R0, =GPIOC
 8000218:	4863      	ldr	r0, [pc, #396]	; (80003a8 <loop+0x3a>)

	@ set the alternate function for the UART pins (what ever you have selected)
	LDR R1, =0x77
 800021a:	f04f 0177 	mov.w	r1, #119	; 0x77
	STRB R1, [R0, AFRL + 2]
 800021e:	f880 1022 	strb.w	r1, [r0, #34]	; 0x22

	@ modify the mode of the GPIO pins you want to use to enable 'alternate function mode'
	LDR R1, [R0, GPIO_MODER]
 8000222:	6801      	ldr	r1, [r0, #0]
	ORR R1, 0xA00 @ Mask for pins to change to 'alternate function mode'
 8000224:	f441 6120 	orr.w	r1, r1, #2560	; 0xa00
	STR R1, [R0, GPIO_MODER]
 8000228:	6001      	str	r1, [r0, #0]

	@ modify the speed of the GPIO pins you want to use to enable 'high speed'
	LDR R1, [R0, GPIO_OSPEEDR]
 800022a:	6881      	ldr	r1, [r0, #8]
	ORR R1, 0xF00 @ Mask for pins to be set as high speed
 800022c:	f441 6170 	orr.w	r1, r1, #3840	; 0xf00
	STR R1, [R0, GPIO_OSPEEDR]
 8000230:	6081      	str	r1, [r0, #8]

	@ Set the enable bit for the specific UART you want to use
	@ Note: this might be in APB1ENR or APB2ENR
	@ you can find this out by looking in the datasheet
	LDR R0, =RCC @ the base address for the register to turn clocks on/off
 8000232:	485c      	ldr	r0, [pc, #368]	; (80003a4 <loop+0x36>)
	LDR R1, [R0, #APB2ENR] @ load the original value from the enable register
 8000234:	6981      	ldr	r1, [r0, #24]
	ORR R1, 1 << USART_EN  @ apply the bit mask to the previous values of the enable the UART
 8000236:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
	STR R1, [R0, #APB2ENR] @ store the modified enable register values back to RCC
 800023a:	6181      	str	r1, [r0, #24]

	@ this is the baud rate
	MOV R1, #0x46 @ from our earlier calculations (for 8MHz), store this in register R1
 800023c:	f04f 0146 	mov.w	r1, #70	; 0x46
	LDR R0, =USART @ the base address for the register to turn clocks on/off
 8000240:	485b      	ldr	r0, [pc, #364]	; (80003b0 <loop+0x42>)
	STRH R1, [R0, #USART_BRR] @ store this value directly in the first half word (16 bits) of
 8000242:	8181      	strh	r1, [r0, #12]
							  	 @ the baud rate register

	@ we want to set a few things here, lets define their bit positions to make it more readable
	LDR R0, =USART @ the base address for the register to set up the specified UART
 8000244:	485a      	ldr	r0, [pc, #360]	; (80003b0 <loop+0x42>)
	LDR R1, [R0, #USART_CR1] @ load the original value from the enable register
 8000246:	6801      	ldr	r1, [r0, #0]
	ORR R1, 1 << UART_TE | 1 << UART_RE | 1 << UART_UE @ make a bit mask with a '1' for the bits to enable,
 8000248:	f041 010d 	orr.w	r1, r1, #13
													   @ apply the bit mask to the previous values of the enable register
	STR R1, [R0, #USART_CR1] @ store the modified enable register values back to RCC
 800024c:	6001      	str	r1, [r0, #0]

	BX LR @ return
 800024e:	4770      	bx	lr

08000250 <change_clock_speed>:

@ set the PLL (clocks are described in page 125 of the large manual)
change_clock_speed:
@ step 1, set clock to HSE (the external clock)
	@ enable HSE (and wait for complete)
	LDR R0, =RCC @ the base address for the register to turn clocks on/off
 8000250:	4854      	ldr	r0, [pc, #336]	; (80003a4 <loop+0x36>)
	LDR R1, [R0, #RCC_CR] @ load the original value from the enable register
 8000252:	6801      	ldr	r1, [r0, #0]
	LDR R2, =1 << HSEBYP | 1 << HSEON @ make a bit mask with a '1' in the 0th bit position
 8000254:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
	ORR R1, R2 @ apply the bit mask to the previous values of the enable register
 8000258:	ea41 0102 	orr.w	r1, r1, r2
	STR R1, [R0, #RCC_CR] @ store the modified enable register values back to RCC
 800025c:	6001      	str	r1, [r0, #0]

0800025e <wait_for_HSERDY>:

	@ wait for the changes to be completed
wait_for_HSERDY:
	LDR R1, [R0, #RCC_CR] @ load the original value from the enable register
 800025e:	6801      	ldr	r1, [r0, #0]
	TST R1, 1 << HSERDY @ Test the HSERDY bit (check if it is 1)
 8000260:	f411 3f00 	tst.w	r1, #131072	; 0x20000
	BEQ wait_for_HSERDY
 8000264:	d0fb      	beq.n	800025e <wait_for_HSERDY>

@ step 2, now the clock is HSE, we are allowed to switch to PLL
	@ clock is set to External clock (external crystal) - 8MHz, can enable the PLL now
	LDR R1, [R0, #RCC_CFGR] @ load the original value from the enable register
 8000266:	6841      	ldr	r1, [r0, #4]
	LDR R2, =1 << 20 | 1 << PLLSRC
 8000268:	f44f 1288 	mov.w	r2, #1114112	; 0x110000
	ORR R1, R2  @ set PLLSRC (use PLL) and PLLMUL to 0100 - bit 20 is 1 (set speed as 6x faster)
 800026c:	ea41 0102 	orr.w	r1, r1, r2
				@ see page 140 of the large manual for options
				@ NOTE: cannot go faster than 72MHz)
	STR R1, [R0, #RCC_CFGR] @ store the modified enable register values back to RCC
 8000270:	6041      	str	r1, [r0, #4]

	@ enable PLL (and wait for complete)
	LDR R0, =RCC @ the base address for the register to turn clocks on/off
 8000272:	484c      	ldr	r0, [pc, #304]	; (80003a4 <loop+0x36>)
	LDR R1, [R0, #RCC_CR] @ load the original value from the enable register
 8000274:	6801      	ldr	r1, [r0, #0]
	ORR R1, 1 << PLLON @ apply the bit mask to turn on the PLL
 8000276:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
	STR R1, [R0, #RCC_CR] @ store the modified enable register values back to RCC
 800027a:	6001      	str	r1, [r0, #0]

0800027c <wait_for_PLLRDY>:

wait_for_PLLRDY:
	LDR R1, [R0, #RCC_CR] @ load the original value from the enable register
 800027c:	6801      	ldr	r1, [r0, #0]
	TST R1, 1 << PLLRDY @ Test the HSERDY bit (check if it is 1)
 800027e:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
	BEQ wait_for_PLLRDY
 8000282:	d0fb      	beq.n	800027c <wait_for_PLLRDY>

@ step 3, PLL is ready, switch over the system clock to PLL
	LDR R0, =RCC  @ load the address of the RCC address boundary (for enabling the IO clock)
 8000284:	4847      	ldr	r0, [pc, #284]	; (80003a4 <loop+0x36>)
	LDR R1, [R0, #RCC_CFGR]  @ load the current value of the peripheral clock registers
 8000286:	6841      	ldr	r1, [r0, #4]
	MOV R2, 1 << 13 | 1 << 10 | 1 << 1  @ some more settings - bit 1 (SW = 10)  - PLL set as system clock
 8000288:	f242 4202 	movw	r2, #9218	; 0x2402
									   @ bit 10 (HCLK=100) divided by 2 (clock is faster, need to prescale for peripherals)
	ORR R1, R2	@ Set the values of these two clocks (turn them on)
 800028c:	ea41 0102 	orr.w	r1, r1, r2
	STR R1, [R0, #RCC_CFGR]  @ store the modified register back to the submodule
 8000290:	6041      	str	r1, [r0, #4]

	LDR R1, [R0, #RCC_CFGR]  @ load the current value of the peripheral clock registers
 8000292:	6841      	ldr	r1, [r0, #4]
	ORR R1, 1 << USBPRE	@ Set the USB prescaler (when PLL is on for the USB)
 8000294:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
	STR R1, [R0, #RCC_CFGR]  @ store the modified register back to the submodule
 8000298:	6041      	str	r1, [r0, #4]

	@ this is the baud rate
	MOV R1, #0xD0 @ for 24MHz to 115200Hz baud
 800029a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
	LDR R0, =UART @ the base address for the register to turn clocks on/off
 800029e:	4843      	ldr	r0, [pc, #268]	; (80003ac <loop+0x3e>)
	STRH R1, [R0, #USART_BRR] @ store this value directly in the first half word (16 bits) of
 80002a0:	8181      	strh	r1, [r0, #12]
							  	 @ the baud rate register
	MOV R1, #0xD0 @ for 24MHz to 115200Hz baud
 80002a2:	f04f 01d0 	mov.w	r1, #208	; 0xd0
	LDR R0, =USART @ the base address for the register to turn clocks on/off
 80002a6:	4842      	ldr	r0, [pc, #264]	; (80003b0 <loop+0x42>)
	STRH R1, [R0, #USART_BRR] @ store this value directly in the first half word (16 bits) of
 80002a8:	8181      	strh	r1, [r0, #12]
							  	 @ the baud rate register

	BX LR @ return
 80002aa:	4770      	bx	lr

080002ac <initialise_power>:

@ initialise the power systems on the microcontroller
@ PWREN (enable power to the clock), SYSCFGEN system clock enable
initialise_power:

	LDR R0, =RCC @ the base address for the register to turn clocks on/off
 80002ac:	483d      	ldr	r0, [pc, #244]	; (80003a4 <loop+0x36>)

	@ enable clock power in APB1ENR
	LDR R1, [R0, #APB1ENR]
 80002ae:	69c1      	ldr	r1, [r0, #28]
	ORR R1, 1 << PWREN @ apply the bit mask for power enable
 80002b0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
	STR R1, [R0, #APB1ENR]
 80002b4:	61c1      	str	r1, [r0, #28]

	@ enable clock config in APB2ENR
	LDR R1, [R0, #APB2ENR]
 80002b6:	6981      	ldr	r1, [r0, #24]
	ORR R1, 1 << SYSCFGEN @ apply the bit mask to allow clock configuration
 80002b8:	f041 0101 	orr.w	r1, r1, #1
	STR R1, [R0, #APB2ENR]
 80002bc:	6181      	str	r1, [r0, #24]

	BX LR @ return
 80002be:	4770      	bx	lr

080002c0 <initialise_discovery_board>:

	@ initialise the discovery board I/O (just outputs: inputs are selected by default)
initialise_discovery_board:
	LDR R0, =GPIOE 	@ load the address of the GPIOE register into R0
 80002c0:	483c      	ldr	r0, [pc, #240]	; (80003b4 <loop+0x46>)
	LDR R1, =0x5555  @ load the binary value of 01 (OUTPUT) for each port in the upper two bytes
 80002c2:	f245 5155 	movw	r1, #21845	; 0x5555
					 @ as 0x5555 = 01010101 01010101
	STRH R1, [R0, #GPIO_MODER + 2]   @ store the new register values in the top half word representing
 80002c6:	8041      	strh	r1, [r0, #2]
								@ the MODER settings for pe8-15
	BX LR @ return from function call
 80002c8:	4770      	bx	lr

080002ca <transmit_string_button>:

.text


transmit_string_button:
	LDR R2, =GPIOA	@ port for the input button
 80002ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
	LDR R3, [R2, IDR]
 80002ce:	6913      	ldr	r3, [r2, #16]
	TST R3, #0x1
 80002d0:	f013 0f01 	tst.w	r3, #1
	BEQ transmit_string_button
 80002d4:	d0f9      	beq.n	80002ca <transmit_string_button>

080002d6 <button_up>:


button_up:
	LDR R2, =GPIOA	@ port for the input button
 80002d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
	LDR R3, [R2, IDR]
 80002da:	6913      	ldr	r3, [r2, #16]
	TST R3, #0x1
 80002dc:	f013 0f01 	tst.w	r3, #1
	BNE button_up
 80002e0:	d1f9      	bne.n	80002d6 <button_up>

080002e2 <transmit_string>:
	@ R2 = transmit UART setting, 0 for USART1, 1 for UART2
	@ Call transmit_string button to wait for button press


	@ Use USART if R0 = 0 otherwise use UART
	CMP R0, #0
 80002e2:	2800      	cmp	r0, #0
	LDR R0, =USART
 80002e4:	4832      	ldr	r0, [pc, #200]	; (80003b0 <loop+0x42>)
	BEQ tx_uart
 80002e6:	d000      	beq.n	80002ea <tx_uart>
	LDR R0, =UART
 80002e8:	4830      	ldr	r0, [pc, #192]	; (80003ac <loop+0x3e>)

080002ea <tx_uart>:

tx_uart:

	LDR R2, [R0, USART_ISR] @ load the status of the UART
 80002ea:	69c2      	ldr	r2, [r0, #28]
	ANDS R2, 1 << UART_TXE  @ 'AND' the current status with the bit mask that we are interested in
 80002ec:	f012 0280 	ands.w	r2, r2, #128	; 0x80
						    @ NOTE, the ANDS is used so that if the result is '0' the z register flag is set

	@ loop back to check status again if the flag indicates there is no byte waiting
	BEQ tx_uart
 80002f0:	d0fb      	beq.n	80002ea <tx_uart>

	@ load the next value in the string into the transmit buffer for the specified UART
	LDRB R3, [R1], #1
 80002f2:	f811 3b01 	ldrb.w	r3, [r1], #1
	STRB R3, [R0, USART_TDR]
 80002f6:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28

	@ note the use of the S on the end of the SUBS, this means that the register flags are set
	@ and this subtraction can be used to make a branch

	CMP R3, #0
 80002fa:	2b00      	cmp	r3, #0

	@ keep looping while there are more characters to send
	BNE tx_uart
 80002fc:	d1f5      	bne.n	80002ea <tx_uart>

	@ make a delay before sending again
	BX LR
 80002fe:	4770      	bx	lr

08000300 <receive_string>:
@ continue reading forever (NOTE: eventually it will run out of memory as we don't have a big buffer)
receive_string:
	@ R1 = String pointer
	@ R2 = Max string length

	LDR R3, =#0
 8000300:	f04f 0300 	mov.w	r3, #0

	@ Use USART if R0 = 0 otherwise use UART
	CMP R0, #0
 8000304:	2800      	cmp	r0, #0
	LDR R0, =USART
 8000306:	482a      	ldr	r0, [pc, #168]	; (80003b0 <loop+0x42>)
	LDR R6, =#0x30
 8000308:	f04f 0630 	mov.w	r6, #48	; 0x30
	BEQ rx_loop
 800030c:	d002      	beq.n	8000314 <rx_loop>
	LDR R0, =UART
 800030e:	4827      	ldr	r0, [pc, #156]	; (80003ac <loop+0x3e>)
	LDR R6, =#0
 8000310:	f04f 0600 	mov.w	r6, #0

08000314 <rx_loop>:

rx_loop:

	LDR R5, [R0, USART_ISR] @ load the status of the UART
 8000314:	69c5      	ldr	r5, [r0, #28]

	TST R5, 1 << UART_ORE | 1 << UART_FE  @ 'AND' the current status with the bit mask that we are interested in
 8000316:	f015 0f0a 	tst.w	r5, #10
						   @ NOTE, the ANDS is used so that if the result is '0' the z register flag is set

	BNE clear_error
 800031a:	d110      	bne.n	800033e <clear_error>

	TST R5, 1 << UART_RXNE @ 'AND' the current status with the bit mask that we are interested in
 800031c:	f015 0f20 	tst.w	r5, #32
							  @ NOTE, the ANDS is used so that if the result is '0' the z register flag is set

	BEQ rx_loop @ loop back to check status again if the flag indicates there is no byte waiting
 8000320:	d0f8      	beq.n	8000314 <rx_loop>

	LDRB R4, [R0, USART_RDR] @ load the lowest byte (RDR bits [0:7] for an 8 bit read)
 8000322:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
	STRB R4, [R1, R3]
 8000326:	54cc      	strb	r4, [r1, r3]
	ADD R3, #1
 8000328:	f103 0301 	add.w	r3, r3, #1

	@ Check whether max size reached
	CMP R3, R2
 800032c:	4293      	cmp	r3, r2
	BGT exit
 800032e:	dc0b      	bgt.n	8000348 <exit>

	@ Check for terminating character
	CMP R4, R6
 8000330:	42b4      	cmp	r4, r6
	BEQ exit
 8000332:	d009      	beq.n	8000348 <exit>

08000334 <no_reset>:


no_reset:

	@ load the status of the UART
	LDR R5, [R0, USART_RQR]
 8000334:	6985      	ldr	r5, [r0, #24]
	ORR R5, 1 << UART_RXFRQ
 8000336:	f045 0508 	orr.w	r5, r5, #8
	STR R5, [R0, USART_RQR]
 800033a:	6185      	str	r5, [r0, #24]

	BGT rx_loop
 800033c:	dcea      	bgt.n	8000314 <rx_loop>

0800033e <clear_error>:


clear_error:

	@ Clear the overrun/frame error flag in the register USART_ICR (see page 897)
	LDR R5, [R0, USART_ICR]
 800033e:	6a05      	ldr	r5, [r0, #32]
	ORR R5, 1 << UART_ORECF | 1 << UART_FECF @ clear the flags (by setting flags to 1)
 8000340:	f045 0508 	orr.w	r5, r5, #8
	STR R5, [R0, USART_ICR]
 8000344:	6205      	str	r5, [r0, #32]
	B rx_loop
 8000346:	e7e5      	b.n	8000314 <rx_loop>

08000348 <exit>:

exit:
	SUB R3, #1
 8000348:	f1a3 0301 	sub.w	r3, r3, #1
	LDRB R4, =#0
 800034c:	f04f 0400 	mov.w	r4, #0
	STRB R4, [R1, R3]
 8000350:	54cc      	strb	r4, [r1, r3]
	BX LR
 8000352:	4770      	bx	lr

08000354 <display_from_bitmap>:
display_from_bitmap:
	@ "Arguments"
	@ R1 = bitmap
	@ Note: R2 is updated by this function
	
	LDR R2, =GPIOE
 8000354:	4a17      	ldr	r2, [pc, #92]	; (80003b4 <loop+0x46>)
	STRB R1, [R2, #ODR + 1]
 8000356:	7551      	strb	r1, [r2, #21]
	
	BX LR
 8000358:	4770      	bx	lr

0800035a <main>:
.text


main:

 	BL initialise_power
 800035a:	f7ff ffa7 	bl	80002ac <initialise_power>
	BL enable_peripheral_clocks
 800035e:	f7ff ff39 	bl	80001d4 <enable_peripheral_clocks>
	BL initialise_discovery_board
 8000362:	f7ff ffad 	bl	80002c0 <initialise_discovery_board>
	BL enable_uart
 8000366:	f7ff ff3b 	bl	80001e0 <enable_uart>
	BL change_clock_speed
 800036a:	f7ff ff71 	bl	8000250 <change_clock_speed>

0800036e <loop>:

loop:

	LDR R1, =incoming_buffer
 800036e:	4912      	ldr	r1, [pc, #72]	; (80003b8 <loop+0x4a>)
	LDR R2, =incoming_counter
 8000370:	4a12      	ldr	r2, [pc, #72]	; (80003bc <loop+0x4e>)

	LDRB R2, [R2]
 8000372:	7812      	ldrb	r2, [r2, #0]

	@ Receive from board1
	PUSH {R1}
 8000374:	b402      	push	{r1}
	LDR R0, =#1
 8000376:	f04f 0001 	mov.w	r0, #1
	BL receive_string
 800037a:	f7ff ffc1 	bl	8000300 <receive_string>
	POP {R1}
 800037e:	bc02      	pop	{r1}

	PUSH {R1}
 8000380:	b402      	push	{r1}
	LDR R1, =#0b11111111
 8000382:	f04f 01ff 	mov.w	r1, #255	; 0xff
	BL display_from_bitmap
 8000386:	f7ff ffe5 	bl	8000354 <display_from_bitmap>
	POP {R1}
 800038a:	bc02      	pop	{r1}

	@ Transmit to board1
	LDR R0, =#1
 800038c:	f04f 0001 	mov.w	r0, #1
	BL transmit_string_button
 8000390:	f7ff ff9b 	bl	80002ca <transmit_string_button>

	PUSH {R1}
 8000394:	b402      	push	{r1}
	LDR R1, =#0b00000000
 8000396:	f04f 0100 	mov.w	r1, #0
	BL display_from_bitmap
 800039a:	f7ff ffdb 	bl	8000354 <display_from_bitmap>
	POP {R1}
 800039e:	bc02      	pop	{r1}

	B loop
 80003a0:	e7e5      	b.n	800036e <loop>
 80003a2:	0000      	.short	0x0000
	LDR R0, =RCC
 80003a4:	40021000 	.word	0x40021000
	LDR R0, =GPIOC
 80003a8:	48000800 	.word	0x48000800
	LDR R0, =UART @ the base address for the register to turn clocks on/off
 80003ac:	40004c00 	.word	0x40004c00
	LDR R0, =USART @ the base address for the register to turn clocks on/off
 80003b0:	40013800 	.word	0x40013800
	LDR R0, =GPIOE 	@ load the address of the GPIOE register into R0
 80003b4:	48001000 	.word	0x48001000
	LDR R1, =incoming_buffer
 80003b8:	20000000 	.word	0x20000000
	LDR R2, =incoming_counter
 80003bc:	20000040 	.word	0x20000040

080003c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003c0:	480d      	ldr	r0, [pc, #52]	; (80003f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003c8:	480c      	ldr	r0, [pc, #48]	; (80003fc <LoopForever+0x6>)
  ldr r1, =_edata
 80003ca:	490d      	ldr	r1, [pc, #52]	; (8000400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003cc:	4a0d      	ldr	r2, [pc, #52]	; (8000404 <LoopForever+0xe>)
  movs r3, #0
 80003ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d0:	e002      	b.n	80003d8 <LoopCopyDataInit>

080003d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003d6:	3304      	adds	r3, #4

080003d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003dc:	d3f9      	bcc.n	80003d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003de:	4a0a      	ldr	r2, [pc, #40]	; (8000408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003e0:	4c0a      	ldr	r4, [pc, #40]	; (800040c <LoopForever+0x16>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003e4:	e001      	b.n	80003ea <LoopFillZerobss>

080003e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003e8:	3204      	adds	r2, #4

080003ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ec:	d3fb      	bcc.n	80003e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003ee:	f000 f811 	bl	8000414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003f2:	f7ff ffb2 	bl	800035a <main>

080003f6 <LoopForever>:

LoopForever:
  b LoopForever
 80003f6:	e7fe      	b.n	80003f6 <LoopForever>
  ldr   r0, =_estack
 80003f8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80003fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000400:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 8000404:	0800047c 	.word	0x0800047c
  ldr r2, =_sbss
 8000408:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 800040c:	20000060 	.word	0x20000060

08000410 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000410:	e7fe      	b.n	8000410 <ADC1_2_IRQHandler>
	...

08000414 <__libc_init_array>:
 8000414:	b570      	push	{r4, r5, r6, lr}
 8000416:	4d0d      	ldr	r5, [pc, #52]	; (800044c <__libc_init_array+0x38>)
 8000418:	4c0d      	ldr	r4, [pc, #52]	; (8000450 <__libc_init_array+0x3c>)
 800041a:	1b64      	subs	r4, r4, r5
 800041c:	10a4      	asrs	r4, r4, #2
 800041e:	2600      	movs	r6, #0
 8000420:	42a6      	cmp	r6, r4
 8000422:	d109      	bne.n	8000438 <__libc_init_array+0x24>
 8000424:	4d0b      	ldr	r5, [pc, #44]	; (8000454 <__libc_init_array+0x40>)
 8000426:	4c0c      	ldr	r4, [pc, #48]	; (8000458 <__libc_init_array+0x44>)
 8000428:	f000 f818 	bl	800045c <_init>
 800042c:	1b64      	subs	r4, r4, r5
 800042e:	10a4      	asrs	r4, r4, #2
 8000430:	2600      	movs	r6, #0
 8000432:	42a6      	cmp	r6, r4
 8000434:	d105      	bne.n	8000442 <__libc_init_array+0x2e>
 8000436:	bd70      	pop	{r4, r5, r6, pc}
 8000438:	f855 3b04 	ldr.w	r3, [r5], #4
 800043c:	4798      	blx	r3
 800043e:	3601      	adds	r6, #1
 8000440:	e7ee      	b.n	8000420 <__libc_init_array+0xc>
 8000442:	f855 3b04 	ldr.w	r3, [r5], #4
 8000446:	4798      	blx	r3
 8000448:	3601      	adds	r6, #1
 800044a:	e7f2      	b.n	8000432 <__libc_init_array+0x1e>
 800044c:	08000474 	.word	0x08000474
 8000450:	08000474 	.word	0x08000474
 8000454:	08000474 	.word	0x08000474
 8000458:	08000478 	.word	0x08000478

0800045c <_init>:
 800045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800045e:	bf00      	nop
 8000460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000462:	bc08      	pop	{r3}
 8000464:	469e      	mov	lr, r3
 8000466:	4770      	bx	lr

08000468 <_fini>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr
