Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Mon Nov 16 20:26:03 2015
| Host         : J309-B7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file piscacontrolaled_timing_summary_routed.rpt -pb piscacontrolaled_timing_summary_routed.pb
| Design       : piscacontrolaled
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.681        0.000                      0                   28        0.416        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.681        0.000                      0                   28        0.416        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.763ns (41.111%)  route 2.525ns (58.889%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.732     5.091    clk_IBUF_BUFG
    SLICE_X87Y55                                                      r  cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_fdre_C_Q)         0.419     5.510 r  cnt_reg[21]/Q
                         net (fo=2, routed)           1.228     6.738    cnt_reg[21]
    SLICE_X87Y52         LUT3 (Prop_lut3_I0_O)        0.299     7.037 r  cnt[0]_i_11/O
                         net (fo=1, routed)           0.000     7.037    n_0_cnt[0]_i_11
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.438 r  cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.438    n_0_cnt_reg[0]_i_8
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.709 f  cnt_reg[0]_i_3/CO[0]
                         net (fo=28, routed)          1.297     9.006    clear
    SLICE_X87Y50         LUT2 (Prop_lut2_I1_O)        0.373     9.379 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.379    n_0_cnt[0]_i_1
    SLICE_X87Y50         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.613    14.799    clk_IBUF_BUFG
    SLICE_X87Y50                                                      r  cnt_reg[0]/C
                         clock pessimism              0.268    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X87Y50         FDRE (Setup_fdre_C_D)        0.029    15.060    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 led_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.608     1.441    clk_IBUF_BUFG
    SLICE_X88Y52                                                      r  led_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  led_i_reg/Q
                         net (fo=2, routed)           0.302     1.891    led_OBUF[0]
    SLICE_X88Y52         LUT2 (Prop_lut2_I1_O)        0.097     1.988 r  led_i_i_1/O
                         net (fo=1, routed)           0.000     1.988    n_0_led_i_i_1
    SLICE_X88Y52         FDRE                                         r  led_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.880     1.949    clk_IBUF_BUFG
    SLICE_X88Y52                                                      r  led_i_reg/C
                         clock pessimism             -0.507     1.441    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.131     1.572    led_i_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y50    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X87Y50    cnt_reg[0]/C



