// Seed: 1645569570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  assign id_2 = id_2;
  wire id_3;
  wire id_4 = id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri  id_1
);
  id_3(
      1'b0,, !id_0
  );
  initial $display(1);
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  supply0 id_6 = 1'd0;
  wire id_7;
endmodule
