{
  "module_name": "clk-mt2712-bdp.c",
  "hash_id": "781180f942cc02f57fc3eb9807048ee74fbeafe0d4a24e2095f3bac9c5e3a448",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2712-bdp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt2712-clk.h>\n\nstatic const struct mtk_gate_regs bdp_cg_regs = {\n\t.set_ofs = 0x100,\n\t.clr_ofs = 0x100,\n\t.sta_ofs = 0x100,\n};\n\n#define GATE_BDP(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &bdp_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\nstatic const struct mtk_gate bdp_clks[] = {\n\tGATE_BDP(CLK_BDP_BRIDGE_B, \"bdp_bridge_b\", \"mm_sel\", 0),\n\tGATE_BDP(CLK_BDP_BRIDGE_DRAM, \"bdp_bridge_d\", \"mm_sel\", 1),\n\tGATE_BDP(CLK_BDP_LARB_DRAM, \"bdp_larb_d\", \"mm_sel\", 2),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_VDI_PXL, \"bdp_vdi_pxl\", \"tvd_sel\", 3),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_VDI_DRAM, \"bdp_vdi_d\", \"mm_sel\", 4),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_VDI_B, \"bdp_vdi_b\", \"mm_sel\", 5),\n\tGATE_BDP(CLK_BDP_MT_B, \"bdp_fmt_b\", \"mm_sel\", 9),\n\tGATE_BDP(CLK_BDP_DISPFMT_27M, \"bdp_27m\", \"di_sel\", 10),\n\tGATE_BDP(CLK_BDP_DISPFMT_27M_VDOUT, \"bdp_27m_vdout\", \"di_sel\", 11),\n\tGATE_BDP(CLK_BDP_DISPFMT_27_74_74, \"bdp_27_74_74\", \"di_sel\", 12),\n\tGATE_BDP(CLK_BDP_DISPFMT_2FS, \"bdp_2fs\", \"di_sel\", 13),\n\tGATE_BDP(CLK_BDP_DISPFMT_2FS_2FS74_148, \"bdp_2fs74_148\", \"di_sel\", 14),\n\tGATE_BDP(CLK_BDP_DISPFMT_B, \"bdp_b\", \"mm_sel\", 15),\n\tGATE_BDP(CLK_BDP_VDO_DRAM, \"bdp_vdo_d\", \"mm_sel\", 16),\n\tGATE_BDP(CLK_BDP_VDO_2FS, \"bdp_vdo_2fs\", \"di_sel\", 17),\n\tGATE_BDP(CLK_BDP_VDO_B, \"bdp_vdo_b\", \"mm_sel\", 18),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_DI_PXL, \"bdp_di_pxl\", \"di_sel\", 19),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_DI_DRAM, \"bdp_di_d\", \"mm_sel\", 20),\n\tGATE_BDP(CLK_BDP_WR_CHANNEL_DI_B, \"bdp_di_b\", \"mm_sel\", 21),\n\tGATE_BDP(CLK_BDP_NR_AGENT, \"bdp_nr_agent\", \"nr_sel\", 22),\n\tGATE_BDP(CLK_BDP_NR_DRAM, \"bdp_nr_d\", \"mm_sel\", 23),\n\tGATE_BDP(CLK_BDP_NR_B, \"bdp_nr_b\", \"mm_sel\", 24),\n\tGATE_BDP(CLK_BDP_BRIDGE_RT_B, \"bdp_bridge_rt_b\", \"mm_sel\", 25),\n\tGATE_BDP(CLK_BDP_BRIDGE_RT_DRAM, \"bdp_bridge_rt_d\", \"mm_sel\", 26),\n\tGATE_BDP(CLK_BDP_LARB_RT_DRAM, \"bdp_larb_rt_d\", \"mm_sel\", 27),\n\tGATE_BDP(CLK_BDP_TVD_TDC, \"bdp_tvd_tdc\", \"mm_sel\", 28),\n\tGATE_BDP(CLK_BDP_TVD_54, \"bdp_tvd_clk_54\", \"tvd_sel\", 29),\n\tGATE_BDP(CLK_BDP_TVD_CBUS, \"bdp_tvd_cbus\", \"mm_sel\", 30),\n};\n\nstatic const struct mtk_clk_desc bdp_desc = {\n\t.clks = bdp_clks,\n\t.num_clks = ARRAY_SIZE(bdp_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt2712_bdp[] = {\n\t{\n\t\t.compatible = \"mediatek,mt2712-bdpsys\",\n\t\t.data = &bdp_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt2712_bdp);\n\nstatic struct platform_driver clk_mt2712_bdp_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2712-bdp\",\n\t\t.of_match_table = of_match_clk_mt2712_bdp,\n\t},\n};\nmodule_platform_driver(clk_mt2712_bdp_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}