<profile>

<section name = "Vitis HLS Report for 'master_fix'" level="0">
<item name = "Date">Thu Jul 21 16:46:41 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.40 ns, 7.574 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25678, 45998, 0.267 ms, 0.478 ms, 25679, 45999, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_convolution1_fix_fu_620">convolution1_fix, 3097, 3097, 32.209 us, 32.209 us, 3097, 3097, no</column>
<column name="grp_convolution2_fix_fu_654">convolution2_fix, 730, 730, 7.592 us, 7.592 us, 730, 730, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726">master_fix_Pipeline_VITIS_LOOP_498_1, 9, 9, 93.600 ns, 93.600 ns, 9, 9, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738">master_fix_Pipeline_VITIS_LOOP_509_3, 84, 84, 0.874 us, 0.874 us, 84, 84, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_422_1">176, 20496, 22 ~ 2562, -, -, 8, no</column>
<column name=" + VITIS_LOOP_424_2">20, 2560, 20, -, -, 1 ~ 128, no</column>
<column name="  ++ VITIS_LOOP_430_3">6, 6, 2, -, -, 3, no</column>
<column name="- VITIS_LOOP_443_1">2720, 2720, 170, -, -, 16, no</column>
<column name=" + VITIS_LOOP_445_2">168, 168, 4, -, -, 42, no</column>
<column name="- VITIS_LOOP_464_1">18416, 18416, 1151, -, -, 16, no</column>
<column name=" + VITIS_LOOP_467_2">1148, 1148, 82, -, -, 14, no</column>
<column name="  ++ VITIS_LOOP_471_4">80, 80, 5, -, -, 16, no</column>
<column name="- VITIS_LOOP_485_1">328, 328, 82, -, -, 4, no</column>
<column name=" + VITIS_LOOP_488_2">80, 80, 5, -, -, 16, no</column>
<column name="- VITIS_LOOP_504_2">108, 108, 27, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 864, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 185, 28842, 25326, -</column>
<column name="Memory">48, -, 91, 15, 0</column>
<column name="Multiplexer">-, -, -, 803, -</column>
<column name="Register">-, -, 1195, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">17, 84, 28, 50, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_convolution1_fix_fu_620">convolution1_fix, 0, 24, 5543, 4968, 0</column>
<column name="grp_convolution2_fix_fu_654">convolution2_fix, 0, 128, 19378, 14358, 0</column>
<column name="dadd_64ns_64ns_64_7_full_dsp_1_U323">dadd_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dexp_64ns_64ns_64_18_full_dsp_1_U324">dexp_64ns_64ns_64_18_full_dsp_1, 0, 26, 1549, 2599, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726">master_fix_Pipeline_VITIS_LOOP_498_1, 0, 0, 853, 1883, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738">master_fix_Pipeline_VITIS_LOOP_509_3, 0, 0, 421, 110, 0</column>
<column name="mul_19s_35ns_54_2_1_U329">mul_19s_35ns_54_2_1, 0, 2, 187, 69, 0</column>
<column name="mul_21s_35ns_55_2_1_U327">mul_21s_35ns_55_2_1, 0, 2, 187, 69, 0</column>
<column name="mul_7ns_9ns_15_1_1_U325">mul_7ns_9ns_15_1_1, 0, 0, 0, 51, 0</column>
<column name="mux_42_36_1_1_x_U328">mux_42_36_1_1_x, 0, 0, 0, 20, 0</column>
<column name="mux_42_64_1_1_U330">mux_42_64_1_1, 0, 0, 0, 20, 0</column>
<column name="urem_7ns_3ns_2_11_seq_1_U326">urem_7ns_3ns_2_11_seq_1, 0, 0, 94, 38, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_U">conv1, 8, 0, 0, 0, 3072, 35, 1, 107520</column>
<column name="conv2_0_U">conv2_0, 2, 0, 0, 0, 672, 35, 1, 23520</column>
<column name="den1_V_0_U">den1_V_0, 0, 70, 9, 0, 16, 35, 1, 560</column>
<column name="firstDense_f_V_U">firstDense_f_V, 6, 0, 0, 0, 3584, 21, 1, 75264</column>
<column name="max1_V_0_U">max1_V_0, 30, 0, 0, 0, 336, 36, 1, 12096</column>
<column name="max2_V_0_U">max2_V_0, 1, 0, 0, 0, 224, 35, 1, 7840</column>
<column name="secondDense_f_V_U">secondDense_f_V, 1, 0, 0, 0, 64, 19, 1, 1216</column>
<column name="thirdBias_f_V_U">thirdBias_f_V, 0, 21, 6, 0, 16, 21, 1, 336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1169_fu_1260_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln1171_1_fu_1440_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln1171_2_fu_1250_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln1171_fu_1184_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln415_1_fu_1358_p2">+, 0, 0, 43, 36, 36</column>
<column name="add_ln415_fu_1565_p2">+, 0, 0, 43, 36, 36</column>
<column name="add_ln422_fu_791_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln424_fu_834_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln426_fu_858_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln428_fu_894_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln430_fu_948_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln432_1_fu_932_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln432_fu_921_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln443_fu_997_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln445_fu_1032_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln449_fu_1072_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln453_1_fu_1082_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln453_fu_1016_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln464_fu_1165_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln467_fu_1211_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln471_fu_1276_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln485_fu_1385_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln488_fu_1456_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln504_fu_1592_p2">+, 0, 0, 11, 3, 1</column>
<column name="next_mul_fu_1038_p2">+, 0, 0, 12, 12, 7</column>
<column name="ret_V_2_fu_1513_p2">+, 0, 0, 62, 55, 55</column>
<column name="ret_V_fu_1306_p2">+, 0, 0, 62, 55, 55</column>
<column name="sub_ln1171_fu_1153_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln432_fu_818_p2">-, 0, 0, 12, 11, 11</column>
<column name="and_ln412_1_fu_1348_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln412_fu_1555_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1548_1_fu_958_p2">icmp, 0, 0, 19, 36, 36</column>
<column name="icmp_ln1548_fu_1106_p2">icmp, 0, 0, 19, 35, 35</column>
<column name="icmp_ln422_fu_785_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln424_fu_828_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln426_fu_864_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln427_fu_907_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln430_fu_942_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln443_fu_991_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln445_fu_1026_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln448_fu_1048_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln453_fu_1088_p2">icmp, 0, 0, 10, 6, 2</column>
<column name="icmp_ln464_fu_1159_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln467_fu_1205_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln471_fu_1270_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln485_fu_1379_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln488_fu_1450_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln504_fu_1586_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="r_1_fu_1337_p2">icmp, 0, 0, 13, 18, 1</column>
<column name="r_fu_1544_p2">icmp, 0, 0, 13, 18, 1</column>
<column name="or_ln412_1_fu_1342_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_fu_1549_p2">or, 0, 0, 2, 1, 1</column>
<column name="den1_V_0_d0">select, 0, 0, 35, 1, 1</column>
<column name="select_ln433_fu_968_p3">select, 0, 0, 35, 1, 35</column>
<column name="select_ln453_fu_1094_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln454_fu_1112_p3">select, 0, 0, 35, 1, 35</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_i_i_i_lcssa_lcssa7_i_reg_566">9, 2, 36, 72</column>
<column name="ap_NS_fsm">313, 69, 1, 69</column>
<column name="conv1_address0">14, 3, 12, 36</column>
<column name="conv1_ce0">14, 3, 1, 3</column>
<column name="conv1_we0">9, 2, 1, 2</column>
<column name="conv2_0_address0">14, 3, 10, 30</column>
<column name="conv2_0_ce0">14, 3, 1, 3</column>
<column name="conv2_0_we0">9, 2, 1, 2</column>
<column name="d_1_fu_340">9, 2, 5, 10</column>
<column name="d_2_fu_344">9, 2, 5, 10</column>
<column name="d_3_fu_348">9, 2, 3, 6</column>
<column name="d_fu_300">9, 2, 4, 8</column>
<column name="den1_V_0_address0">14, 3, 4, 12</column>
<column name="den2_V_0_0_reg_610">9, 2, 36, 72</column>
<column name="empty_42_reg_500">9, 2, 36, 72</column>
<column name="grp_fu_753_ce">9, 2, 1, 2</column>
<column name="grp_fu_753_p1">14, 3, 64, 192</column>
<column name="h_reg_576">9, 2, 5, 10</column>
<column name="i_1_reg_522">9, 2, 6, 12</column>
<column name="i_2_reg_555">9, 2, 4, 8</column>
<column name="i_3_fu_372">9, 2, 3, 6</column>
<column name="i_4_reg_599">9, 2, 5, 10</column>
<column name="i_reg_489">9, 2, 8, 16</column>
<column name="j_reg_511">9, 2, 2, 4</column>
<column name="lhs_2_reg_587">9, 2, 36, 72</column>
<column name="max1_V_0_address0">20, 4, 9, 36</column>
<column name="max1_V_0_ce0">14, 3, 1, 3</column>
<column name="max1_V_0_ce1">9, 2, 1, 2</column>
<column name="max1_V_0_ce10">9, 2, 1, 2</column>
<column name="max1_V_0_ce11">9, 2, 1, 2</column>
<column name="max1_V_0_ce12">9, 2, 1, 2</column>
<column name="max1_V_0_ce13">9, 2, 1, 2</column>
<column name="max1_V_0_ce14">9, 2, 1, 2</column>
<column name="max1_V_0_ce15">9, 2, 1, 2</column>
<column name="max1_V_0_ce2">9, 2, 1, 2</column>
<column name="max1_V_0_ce3">9, 2, 1, 2</column>
<column name="max1_V_0_ce4">9, 2, 1, 2</column>
<column name="max1_V_0_ce5">9, 2, 1, 2</column>
<column name="max1_V_0_ce6">9, 2, 1, 2</column>
<column name="max1_V_0_ce7">9, 2, 1, 2</column>
<column name="max1_V_0_ce8">9, 2, 1, 2</column>
<column name="max1_V_0_ce9">9, 2, 1, 2</column>
<column name="max1_V_0_d0">14, 3, 36, 108</column>
<column name="max2_V_0_address0">20, 4, 8, 32</column>
<column name="max2_V_0_d0">14, 3, 35, 105</column>
<column name="phi_mul_reg_533">9, 2, 12, 24</column>
<column name="phi_urem_reg_544">9, 2, 6, 12</column>
<column name="sum_fu_368">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_i_i_lcssa_lcssa7_i_reg_566">36, 0, 36, 0</column>
<column name="add_ln422_reg_1665">4, 0, 4, 0</column>
<column name="add_ln424_reg_1685">8, 0, 8, 0</column>
<column name="add_ln428_reg_1698">9, 0, 9, 0</column>
<column name="add_ln430_reg_1724">2, 0, 2, 0</column>
<column name="add_ln443_reg_1747">5, 0, 5, 0</column>
<column name="add_ln445_reg_1767">6, 0, 6, 0</column>
<column name="add_ln464_reg_1803">5, 0, 5, 0</column>
<column name="add_ln467_reg_1867">4, 0, 4, 0</column>
<column name="add_ln471_reg_1885">5, 0, 5, 0</column>
<column name="add_ln485_reg_1937">3, 0, 3, 0</column>
<column name="add_ln488_reg_1989">5, 0, 5, 0</column>
<column name="ap_CS_fsm">68, 0, 68, 0</column>
<column name="conv2_0_addr_reg_1759">10, 0, 10, 0</column>
<column name="d_1_fu_340">5, 0, 5, 0</column>
<column name="d_2_fu_344">5, 0, 5, 0</column>
<column name="d_3_fu_348">3, 0, 3, 0</column>
<column name="d_fu_300">4, 0, 4, 0</column>
<column name="den1_V_0_addr_reg_1813">4, 0, 4, 0</column>
<column name="den2_V_0_0_reg_610">36, 0, 36, 0</column>
<column name="den2_V_0_3_1_fu_356">36, 0, 36, 0</column>
<column name="den2_V_0_3_2_fu_360">36, 0, 36, 0</column>
<column name="den2_V_0_3_3_fu_364">36, 0, 36, 0</column>
<column name="den2_V_0_3_fu_352">36, 0, 36, 0</column>
<column name="empty_42_reg_500">36, 0, 36, 0</column>
<column name="firstDense_f_V_load_reg_1895">21, 0, 21, 0</column>
<column name="grp_convolution1_fix_fu_620_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_convolution2_fix_fu_654_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_498_1_fu_726_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_509_3_fu_738_ap_start_reg">1, 0, 1, 0</column>
<column name="h_reg_576">5, 0, 5, 0</column>
<column name="i_1_reg_522">6, 0, 6, 0</column>
<column name="i_2_reg_555">4, 0, 4, 0</column>
<column name="i_3_fu_372">3, 0, 3, 0</column>
<column name="i_4_reg_599">5, 0, 5, 0</column>
<column name="i_reg_489">8, 0, 8, 0</column>
<column name="j_reg_511">2, 0, 2, 0</column>
<column name="lhs_2_reg_587">36, 0, 36, 0</column>
<column name="max1_V_0_addr_reg_1706">9, 0, 9, 0</column>
<column name="max2_V_0_addr_reg_1780">8, 0, 8, 0</column>
<column name="next_mul_reg_1772">12, 0, 12, 0</column>
<column name="phi_mul_reg_533">12, 0, 12, 0</column>
<column name="phi_urem_reg_544">6, 0, 6, 0</column>
<column name="r_V_2_reg_1890">35, 0, 35, 0</column>
<column name="r_V_4_reg_1910">55, 0, 55, 0</column>
<column name="r_V_5_reg_2019">54, 0, 54, 0</column>
<column name="r_V_reg_1999">35, 0, 35, 0</column>
<column name="reg_763">64, 0, 64, 0</column>
<column name="secondDense_f_V_load_reg_2004">19, 0, 19, 0</column>
<column name="select_ln453_reg_1785">6, 0, 6, 0</column>
<column name="select_ln454_reg_1790">35, 0, 35, 0</column>
<column name="sub_ln1171_reg_1795">7, 0, 8, 1</column>
<column name="sum_1_reg_2060">64, 0, 64, 0</column>
<column name="sum_fu_368">64, 0, 64, 0</column>
<column name="tmp_16_cast_reg_1929">2, 0, 6, 4</column>
<column name="tmp_18_cast_reg_1854">8, 0, 12, 4</column>
<column name="tmp_5_reg_2050">64, 0, 64, 0</column>
<column name="tmp_7_reg_2055">64, 0, 64, 0</column>
<column name="tmp_8_reg_1859">4, 0, 8, 4</column>
<column name="trunc_ln1171_1_reg_1925">2, 0, 2, 0</column>
<column name="trunc_ln727_1_reg_1915">18, 0, 18, 0</column>
<column name="trunc_ln727_reg_2025">18, 0, 18, 0</column>
<column name="zext_ln422_1_reg_1657">4, 0, 9, 5</column>
<column name="zext_ln422_reg_1652">4, 0, 12, 8</column>
<column name="zext_ln424_reg_1677">11, 0, 12, 1</column>
<column name="zext_ln443_1_reg_1739">5, 0, 10, 5</column>
<column name="zext_ln443_reg_1734">5, 0, 8, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="input_r_address0">out, 9, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="out_r_address0">out, 2, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
