<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1530" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1530{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1530{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1530{left:130px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1530{left:87px;bottom:1088px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t5_1530{left:332px;bottom:1088px;}
#t6_1530{left:340px;bottom:1088px;letter-spacing:0.09px;}
#t7_1530{left:87px;bottom:1072px;letter-spacing:-0.12px;}
#t8_1530{left:276px;bottom:1072px;}
#t9_1530{left:283px;bottom:1073px;letter-spacing:0.12px;}
#ta_1530{left:308px;bottom:1072px;}
#tb_1530{left:315px;bottom:1073px;letter-spacing:0.12px;}
#tc_1530{left:87px;bottom:1057px;letter-spacing:-0.12px;}
#td_1530{left:315px;bottom:1057px;}
#te_1530{left:323px;bottom:1058px;letter-spacing:0.12px;}
#tf_1530{left:87px;bottom:1042px;letter-spacing:-0.12px;}
#tg_1530{left:240px;bottom:1042px;}
#th_1530{left:247px;bottom:1043px;letter-spacing:0.09px;}
#ti_1530{left:87px;bottom:1027px;letter-spacing:-0.12px;}
#tj_1530{left:311px;bottom:1027px;}
#tk_1530{left:318px;bottom:1027px;letter-spacing:0.09px;}
#tl_1530{left:87px;bottom:1011px;letter-spacing:-0.12px;}
#tm_1530{left:300px;bottom:1011px;}
#tn_1530{left:308px;bottom:1012px;letter-spacing:0.09px;}
#to_1530{left:87px;bottom:996px;letter-spacing:-0.11px;}
#tp_1530{left:297px;bottom:996px;}
#tq_1530{left:304px;bottom:997px;letter-spacing:0.12px;}
#tr_1530{left:69px;bottom:981px;letter-spacing:-0.12px;}
#ts_1530{left:87px;bottom:965px;letter-spacing:-0.11px;}
#tt_1530{left:188px;bottom:965px;}
#tu_1530{left:196px;bottom:966px;letter-spacing:0.09px;}
#tv_1530{left:69px;bottom:950px;letter-spacing:-0.13px;}
#tw_1530{left:87px;bottom:935px;letter-spacing:-0.12px;}
#tx_1530{left:226px;bottom:935px;}
#ty_1530{left:234px;bottom:936px;letter-spacing:0.12px;}
#tz_1530{left:87px;bottom:920px;letter-spacing:-0.11px;}
#t10_1530{left:195px;bottom:920px;}
#t11_1530{left:203px;bottom:920px;letter-spacing:0.09px;}
#t12_1530{left:87px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_1530{left:130px;bottom:904px;}
#t14_1530{left:138px;bottom:905px;letter-spacing:0.12px;}
#t15_1530{left:87px;bottom:889px;letter-spacing:-0.11px;}
#t16_1530{left:160px;bottom:889px;}
#t17_1530{left:168px;bottom:890px;letter-spacing:0.12px;}
#t18_1530{left:87px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_1530{left:266px;bottom:874px;}
#t1a_1530{left:274px;bottom:874px;letter-spacing:0.09px;}
#t1b_1530{left:298px;bottom:874px;}
#t1c_1530{left:306px;bottom:874px;letter-spacing:0.09px;}
#t1d_1530{left:330px;bottom:874px;}
#t1e_1530{left:338px;bottom:874px;letter-spacing:0.09px;}
#t1f_1530{left:87px;bottom:859px;letter-spacing:-0.11px;}
#t1g_1530{left:308px;bottom:859px;}
#t1h_1530{left:316px;bottom:859px;letter-spacing:0.12px;}
#t1i_1530{left:340px;bottom:859px;}
#t1j_1530{left:348px;bottom:859px;letter-spacing:0.09px;}
#t1k_1530{left:87px;bottom:843px;letter-spacing:-0.1px;}
#t1l_1530{left:157px;bottom:843px;}
#t1m_1530{left:165px;bottom:844px;letter-spacing:0.12px;}
#t1n_1530{left:87px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_1530{left:332px;bottom:828px;}
#t1p_1530{left:340px;bottom:829px;letter-spacing:0.09px;}
#t1q_1530{left:87px;bottom:813px;letter-spacing:-0.12px;}
#t1r_1530{left:276px;bottom:813px;}
#t1s_1530{left:283px;bottom:813px;letter-spacing:0.12px;}
#t1t_1530{left:308px;bottom:813px;}
#t1u_1530{left:315px;bottom:813px;letter-spacing:0.12px;}
#t1v_1530{left:87px;bottom:797px;letter-spacing:-0.12px;}
#t1w_1530{left:315px;bottom:797px;}
#t1x_1530{left:323px;bottom:798px;letter-spacing:0.12px;}
#t1y_1530{left:87px;bottom:782px;letter-spacing:-0.12px;}
#t1z_1530{left:240px;bottom:782px;}
#t20_1530{left:247px;bottom:783px;letter-spacing:0.09px;}
#t21_1530{left:87px;bottom:767px;letter-spacing:-0.12px;}
#t22_1530{left:311px;bottom:767px;}
#t23_1530{left:318px;bottom:768px;letter-spacing:0.09px;}
#t24_1530{left:87px;bottom:752px;letter-spacing:-0.11px;}
#t25_1530{left:312px;bottom:752px;}
#t26_1530{left:320px;bottom:752px;letter-spacing:0.12px;}
#t27_1530{left:69px;bottom:736px;letter-spacing:-0.12px;}
#t28_1530{left:87px;bottom:721px;letter-spacing:-0.11px;}
#t29_1530{left:188px;bottom:721px;}
#t2a_1530{left:196px;bottom:722px;letter-spacing:0.09px;}
#t2b_1530{left:69px;bottom:706px;letter-spacing:-0.11px;}
#t2c_1530{left:227px;bottom:706px;}
#t2d_1530{left:234px;bottom:706px;letter-spacing:0.12px;}
#t2e_1530{left:69px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_1530{left:188px;bottom:690px;}
#t2g_1530{left:196px;bottom:691px;letter-spacing:0.12px;}
#t2h_1530{left:220px;bottom:690px;}
#t2i_1530{left:228px;bottom:691px;letter-spacing:0.12px;}
#t2j_1530{left:69px;bottom:675px;letter-spacing:-0.12px;}
#t2k_1530{left:87px;bottom:660px;letter-spacing:-0.11px;}
#t2l_1530{left:272px;bottom:660px;}
#t2m_1530{left:280px;bottom:661px;letter-spacing:0.13px;}
#t2n_1530{left:87px;bottom:645px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2o_1530{left:126px;bottom:645px;}
#t2p_1530{left:133px;bottom:645px;letter-spacing:0.09px;}
#t2q_1530{left:69px;bottom:629px;letter-spacing:-0.13px;}
#t2r_1530{left:87px;bottom:614px;letter-spacing:-0.11px;}
#t2s_1530{left:141px;bottom:614px;}
#t2t_1530{left:149px;bottom:615px;letter-spacing:0.08px;}
#t2u_1530{left:87px;bottom:599px;letter-spacing:-0.11px;}
#t2v_1530{left:352px;bottom:599px;}
#t2w_1530{left:359px;bottom:599px;letter-spacing:0.12px;}
#t2x_1530{left:87px;bottom:584px;letter-spacing:-0.11px;}
#t2y_1530{left:205px;bottom:584px;}
#t2z_1530{left:213px;bottom:584px;letter-spacing:0.09px;}
#t30_1530{left:69px;bottom:568px;letter-spacing:-0.12px;}
#t31_1530{left:87px;bottom:553px;letter-spacing:-0.12px;}
#t32_1530{left:349px;bottom:553px;}
#t33_1530{left:356px;bottom:554px;letter-spacing:0.08px;}
#t34_1530{left:87px;bottom:538px;letter-spacing:-0.13px;}
#t35_1530{left:162px;bottom:538px;}
#t36_1530{left:170px;bottom:538px;letter-spacing:0.09px;}
#t37_1530{left:87px;bottom:522px;letter-spacing:-0.1px;}
#t38_1530{left:228px;bottom:522px;}
#t39_1530{left:235px;bottom:523px;letter-spacing:0.12px;}
#t3a_1530{left:69px;bottom:507px;letter-spacing:-0.12px;}
#t3b_1530{left:228px;bottom:507px;}
#t3c_1530{left:235px;bottom:508px;letter-spacing:0.12px;}
#t3d_1530{left:69px;bottom:492px;letter-spacing:-0.13px;}
#t3e_1530{left:87px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_1530{left:192px;bottom:477px;}
#t3g_1530{left:200px;bottom:477px;letter-spacing:0.12px;}
#t3h_1530{left:87px;bottom:461px;letter-spacing:-0.1px;}
#t3i_1530{left:121px;bottom:461px;}
#t3j_1530{left:128px;bottom:462px;letter-spacing:0.09px;}
#t3k_1530{left:87px;bottom:446px;letter-spacing:-0.11px;}
#t3l_1530{left:259px;bottom:446px;}
#t3m_1530{left:266px;bottom:447px;letter-spacing:0.12px;}
#t3n_1530{left:87px;bottom:431px;letter-spacing:-0.11px;}
#t3o_1530{left:106px;bottom:417px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t3p_1530{left:284px;bottom:416px;}
#t3q_1530{left:291px;bottom:417px;letter-spacing:0.12px;}
#t3r_1530{left:87px;bottom:402px;letter-spacing:-0.11px;}
#t3s_1530{left:283px;bottom:402px;}
#t3t_1530{left:291px;bottom:402px;letter-spacing:0.12px;}
#t3u_1530{left:87px;bottom:386px;letter-spacing:-0.12px;}
#t3v_1530{left:106px;bottom:373px;letter-spacing:0.09px;}
#t3w_1530{left:261px;bottom:372px;}
#t3x_1530{left:269px;bottom:373px;letter-spacing:0.12px;}
#t3y_1530{left:87px;bottom:357px;letter-spacing:-0.12px;}
#t3z_1530{left:261px;bottom:357px;}
#t40_1530{left:269px;bottom:358px;letter-spacing:0.09px;}
#t41_1530{left:87px;bottom:342px;letter-spacing:-0.11px;}
#t42_1530{left:191px;bottom:342px;}
#t43_1530{left:198px;bottom:343px;letter-spacing:0.08px;}
#t44_1530{left:87px;bottom:327px;letter-spacing:-0.12px;}
#t45_1530{left:177px;bottom:327px;}
#t46_1530{left:184px;bottom:328px;letter-spacing:0.12px;}
#t47_1530{left:209px;bottom:327px;}
#t48_1530{left:216px;bottom:328px;letter-spacing:0.12px;}
#t49_1530{left:87px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4a_1530{left:106px;bottom:298px;letter-spacing:0.09px;}
#t4b_1530{left:208px;bottom:297px;}
#t4c_1530{left:215px;bottom:298px;letter-spacing:0.12px;}
#t4d_1530{left:69px;bottom:283px;letter-spacing:-0.11px;}
#t4e_1530{left:434px;bottom:283px;}
#t4f_1530{left:124px;bottom:268px;letter-spacing:0.09px;}
#t4g_1530{left:69px;bottom:252px;letter-spacing:-0.11px;}
#t4h_1530{left:153px;bottom:252px;}
#t4i_1530{left:161px;bottom:253px;letter-spacing:0.08px;}
#t4j_1530{left:69px;bottom:237px;letter-spacing:-0.12px;}
#t4k_1530{left:87px;bottom:221px;letter-spacing:-0.12px;}
#t4l_1530{left:204px;bottom:221px;}
#t4m_1530{left:211px;bottom:222px;letter-spacing:0.12px;}
#t4n_1530{left:87px;bottom:206px;letter-spacing:-0.11px;}
#t4o_1530{left:187px;bottom:206px;}
#t4p_1530{left:195px;bottom:207px;letter-spacing:0.12px;}
#t4q_1530{left:87px;bottom:191px;letter-spacing:-0.11px;}
#t4r_1530{left:167px;bottom:191px;}
#t4s_1530{left:175px;bottom:191px;letter-spacing:0.09px;}
#t4t_1530{left:199px;bottom:191px;}
#t4u_1530{left:207px;bottom:191px;letter-spacing:0.09px;}
#t4v_1530{left:87px;bottom:176px;letter-spacing:-0.12px;}
#t4w_1530{left:199px;bottom:176px;}
#t4x_1530{left:207px;bottom:176px;letter-spacing:0.12px;}
#t4y_1530{left:87px;bottom:160px;letter-spacing:-0.1px;}
#t4z_1530{left:148px;bottom:160px;}
#t50_1530{left:156px;bottom:161px;letter-spacing:0.12px;}
#t51_1530{left:87px;bottom:145px;letter-spacing:-0.11px;}
#t52_1530{left:159px;bottom:145px;}
#t53_1530{left:167px;bottom:146px;letter-spacing:0.09px;}
#t54_1530{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t55_1530{left:144px;bottom:130px;}
#t56_1530{left:151px;bottom:130px;letter-spacing:0.13px;}
#t57_1530{left:69px;bottom:114px;letter-spacing:-0.11px;}
#t58_1530{left:158px;bottom:114px;}
#t59_1530{left:166px;bottom:115px;letter-spacing:0.12px;}
#t5a_1530{left:190px;bottom:114px;}
#t5b_1530{left:198px;bottom:115px;letter-spacing:0.12px;}
#t5c_1530{left:222px;bottom:114px;}
#t5d_1530{left:230px;bottom:115px;letter-spacing:0.13px;}
#t5e_1530{left:472px;bottom:1088px;letter-spacing:-0.13px;}
#t5f_1530{left:490px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5g_1530{left:570px;bottom:1072px;}
#t5h_1530{left:577px;bottom:1073px;letter-spacing:0.12px;}
#t5i_1530{left:490px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5j_1530{left:647px;bottom:1057px;}
#t5k_1530{left:655px;bottom:1058px;letter-spacing:0.12px;}
#t5l_1530{left:490px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5m_1530{left:526px;bottom:1042px;}
#t5n_1530{left:534px;bottom:1043px;letter-spacing:0.12px;}
#t5o_1530{left:558px;bottom:1042px;}
#t5p_1530{left:566px;bottom:1043px;letter-spacing:0.09px;}
#t5q_1530{left:472px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_1530{left:539px;bottom:1027px;}
#t5s_1530{left:546px;bottom:1027px;letter-spacing:0.12px;}
#t5t_1530{left:472px;bottom:1011px;letter-spacing:-0.11px;}
#t5u_1530{left:562px;bottom:1011px;}
#t5v_1530{left:569px;bottom:1012px;letter-spacing:0.13px;}
#t5w_1530{left:472px;bottom:996px;letter-spacing:-0.13px;}
#t5x_1530{left:490px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5y_1530{left:570px;bottom:981px;}
#t5z_1530{left:577px;bottom:981px;letter-spacing:0.12px;}
#t60_1530{left:490px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t61_1530{left:639px;bottom:965px;}
#t62_1530{left:647px;bottom:966px;letter-spacing:0.12px;}
#t63_1530{left:472px;bottom:950px;letter-spacing:-0.11px;}
#t64_1530{left:765px;bottom:950px;}
#t65_1530{left:773px;bottom:951px;letter-spacing:0.09px;}
#t66_1530{left:797px;bottom:950px;}
#t67_1530{left:805px;bottom:951px;letter-spacing:0.09px;}
#t68_1530{left:472px;bottom:935px;letter-spacing:-0.13px;}
#t69_1530{left:588px;bottom:935px;}
#t6a_1530{left:595px;bottom:936px;letter-spacing:0.08px;}
#t6b_1530{left:472px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6c_1530{left:589px;bottom:920px;}
#t6d_1530{left:597px;bottom:920px;letter-spacing:0.08px;}
#t6e_1530{left:615px;bottom:920px;}
#t6f_1530{left:622px;bottom:920px;letter-spacing:0.09px;}
#t6g_1530{left:472px;bottom:904px;letter-spacing:-0.12px;}
#t6h_1530{left:599px;bottom:904px;}
#t6i_1530{left:607px;bottom:905px;letter-spacing:0.13px;}
#t6j_1530{left:625px;bottom:904px;}
#t6k_1530{left:632px;bottom:905px;letter-spacing:0.12px;}
#t6l_1530{left:657px;bottom:904px;}
#t6m_1530{left:664px;bottom:905px;letter-spacing:0.12px;}
#t6n_1530{left:689px;bottom:904px;}
#t6o_1530{left:696px;bottom:905px;letter-spacing:0.12px;}
#t6p_1530{left:472px;bottom:889px;letter-spacing:-0.15px;}
#t6q_1530{left:588px;bottom:889px;}
#t6r_1530{left:595px;bottom:890px;letter-spacing:0.09px;}
#t6s_1530{left:472px;bottom:874px;letter-spacing:-0.15px;}
#t6t_1530{left:591px;bottom:874px;}
#t6u_1530{left:599px;bottom:874px;letter-spacing:0.12px;}
#t6v_1530{left:472px;bottom:859px;letter-spacing:-0.15px;}
#t6w_1530{left:595px;bottom:859px;}
#t6x_1530{left:603px;bottom:859px;letter-spacing:0.12px;}
#t6y_1530{left:472px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6z_1530{left:587px;bottom:843px;}
#t70_1530{left:594px;bottom:844px;letter-spacing:0.13px;}
#t71_1530{left:612px;bottom:843px;}
#t72_1530{left:620px;bottom:844px;letter-spacing:0.12px;}
#t73_1530{left:644px;bottom:843px;}
#t74_1530{left:652px;bottom:844px;letter-spacing:0.12px;}
#t75_1530{left:676px;bottom:843px;}
#t76_1530{left:684px;bottom:844px;letter-spacing:0.12px;}
#t77_1530{left:472px;bottom:828px;letter-spacing:-0.12px;}
#t78_1530{left:583px;bottom:828px;}
#t79_1530{left:591px;bottom:829px;letter-spacing:0.13px;}
#t7a_1530{left:609px;bottom:828px;}
#t7b_1530{left:616px;bottom:829px;letter-spacing:0.12px;}
#t7c_1530{left:472px;bottom:813px;letter-spacing:-0.16px;}
#t7d_1530{left:490px;bottom:797px;letter-spacing:-0.12px;}
#t7e_1530{left:561px;bottom:797px;}
#t7f_1530{left:569px;bottom:798px;letter-spacing:0.08px;}
#t7g_1530{left:586px;bottom:797px;}
#t7h_1530{left:594px;bottom:798px;letter-spacing:0.08px;}
#t7i_1530{left:490px;bottom:782px;letter-spacing:-0.12px;}
#t7j_1530{left:580px;bottom:782px;}
#t7k_1530{left:587px;bottom:783px;letter-spacing:0.08px;}
#t7l_1530{left:490px;bottom:767px;letter-spacing:-0.12px;}
#t7m_1530{left:559px;bottom:767px;}
#t7n_1530{left:566px;bottom:768px;letter-spacing:0.08px;}
#t7o_1530{left:584px;bottom:767px;}
#t7p_1530{left:591px;bottom:768px;letter-spacing:0.12px;}
#t7q_1530{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t7r_1530{left:634px;bottom:752px;}
#t7s_1530{left:641px;bottom:752px;letter-spacing:0.13px;}
#t7t_1530{left:490px;bottom:736px;letter-spacing:-0.11px;}
#t7u_1530{left:634px;bottom:736px;}
#t7v_1530{left:642px;bottom:737px;letter-spacing:0.08px;}
#t7w_1530{left:490px;bottom:721px;letter-spacing:-0.12px;}
#t7x_1530{left:661px;bottom:721px;}
#t7y_1530{left:669px;bottom:722px;letter-spacing:0.08px;}
#t7z_1530{left:490px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t80_1530{left:607px;bottom:706px;}
#t81_1530{left:615px;bottom:706px;letter-spacing:0.13px;}
#t82_1530{left:472px;bottom:690px;letter-spacing:-0.13px;}
#t83_1530{left:490px;bottom:675px;letter-spacing:-0.13px;}
#t84_1530{left:587px;bottom:675px;}
#t85_1530{left:594px;bottom:676px;letter-spacing:0.09px;}
#t86_1530{left:472px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t87_1530{left:472px;bottom:620px;}
#t88_1530{left:472px;bottom:603px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t89_1530{left:608px;bottom:603px;}
#t8a_1530{left:616px;bottom:604px;letter-spacing:0.13px;}
#t8b_1530{left:472px;bottom:588px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8c_1530{left:490px;bottom:573px;letter-spacing:-0.12px;}
#t8d_1530{left:549px;bottom:573px;}
#t8e_1530{left:556px;bottom:573px;letter-spacing:0.13px;}
#t8f_1530{left:490px;bottom:558px;letter-spacing:-0.12px;}
#t8g_1530{left:586px;bottom:558px;}
#t8h_1530{left:593px;bottom:558px;letter-spacing:0.13px;}
#t8i_1530{left:490px;bottom:542px;letter-spacing:-0.12px;}
#t8j_1530{left:843px;bottom:542px;}
#t8k_1530{left:508px;bottom:528px;letter-spacing:0.09px;}
#t8l_1530{left:490px;bottom:512px;letter-spacing:-0.13px;}
#t8m_1530{left:565px;bottom:512px;}
#t8n_1530{left:572px;bottom:512px;letter-spacing:0.13px;}
#t8o_1530{left:490px;bottom:496px;letter-spacing:-0.11px;}
#t8p_1530{left:523px;bottom:496px;}
#t8q_1530{left:531px;bottom:497px;letter-spacing:0.12px;}
#t8r_1530{left:490px;bottom:481px;letter-spacing:-0.11px;}
#t8s_1530{left:624px;bottom:481px;}
#t8t_1530{left:632px;bottom:482px;letter-spacing:0.08px;}
#t8u_1530{left:490px;bottom:466px;letter-spacing:-0.11px;}
#t8v_1530{left:576px;bottom:466px;}
#t8w_1530{left:584px;bottom:467px;letter-spacing:0.08px;}
#t8x_1530{left:602px;bottom:466px;}
#t8y_1530{left:609px;bottom:467px;letter-spacing:0.08px;}
#t8z_1530{left:490px;bottom:451px;letter-spacing:-0.11px;}
#t90_1530{left:542px;bottom:451px;}
#t91_1530{left:550px;bottom:451px;letter-spacing:0.09px;}
#t92_1530{left:490px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t93_1530{left:661px;bottom:435px;}
#t94_1530{left:669px;bottom:436px;letter-spacing:0.12px;}
#t95_1530{left:472px;bottom:420px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t96_1530{left:579px;bottom:420px;}
#t97_1530{left:586px;bottom:421px;letter-spacing:0.08px;}
#t98_1530{left:490px;bottom:405px;letter-spacing:-0.12px;}
#t99_1530{left:580px;bottom:405px;}
#t9a_1530{left:587px;bottom:405px;letter-spacing:0.08px;}
#t9b_1530{left:490px;bottom:389px;letter-spacing:-0.12px;}
#t9c_1530{left:641px;bottom:389px;}
#t9d_1530{left:648px;bottom:390px;letter-spacing:0.13px;}
#t9e_1530{left:472px;bottom:374px;letter-spacing:-0.11px;}
#t9f_1530{left:548px;bottom:374px;}
#t9g_1530{left:556px;bottom:375px;letter-spacing:0.09px;}
#t9h_1530{left:490px;bottom:359px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9i_1530{left:570px;bottom:359px;}
#t9j_1530{left:577px;bottom:360px;letter-spacing:0.12px;}
#t9k_1530{left:602px;bottom:359px;}
#t9l_1530{left:609px;bottom:360px;letter-spacing:0.13px;}
#t9m_1530{left:627px;bottom:359px;}
#t9n_1530{left:635px;bottom:360px;letter-spacing:0.13px;}
#t9o_1530{left:490px;bottom:344px;letter-spacing:-0.13px;}
#t9p_1530{left:565px;bottom:344px;}
#t9q_1530{left:572px;bottom:344px;letter-spacing:0.12px;}
#t9r_1530{left:490px;bottom:328px;letter-spacing:-0.1px;}
#t9s_1530{left:548px;bottom:328px;}
#t9t_1530{left:556px;bottom:329px;letter-spacing:0.12px;}
#t9u_1530{left:490px;bottom:313px;letter-spacing:-0.11px;}
#t9v_1530{left:576px;bottom:313px;}
#t9w_1530{left:584px;bottom:314px;letter-spacing:0.08px;}
#t9x_1530{left:472px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9y_1530{left:490px;bottom:283px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9z_1530{left:570px;bottom:283px;}
#ta0_1530{left:577px;bottom:283px;letter-spacing:0.13px;}
#ta1_1530{left:490px;bottom:267px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta2_1530{left:604px;bottom:267px;}
#ta3_1530{left:612px;bottom:268px;letter-spacing:0.12px;}
#ta4_1530{left:490px;bottom:252px;letter-spacing:-0.13px;}
#ta5_1530{left:546px;bottom:252px;}
#ta6_1530{left:554px;bottom:253px;letter-spacing:0.12px;}
#ta7_1530{left:490px;bottom:237px;letter-spacing:-0.11px;}
#ta8_1530{left:697px;bottom:237px;}
#ta9_1530{left:705px;bottom:237px;letter-spacing:0.12px;}
#taa_1530{left:490px;bottom:221px;letter-spacing:-0.13px;}
#tab_1530{left:611px;bottom:221px;}
#tac_1530{left:619px;bottom:222px;letter-spacing:0.09px;}
#tad_1530{left:490px;bottom:206px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tae_1530{left:508px;bottom:193px;letter-spacing:0.1px;word-spacing:-0.02px;}
#taf_1530{left:652px;bottom:192px;}
#tag_1530{left:660px;bottom:193px;letter-spacing:0.12px;}
#tah_1530{left:490px;bottom:177px;letter-spacing:-0.11px;}
#tai_1530{left:598px;bottom:177px;}
#taj_1530{left:606px;bottom:178px;letter-spacing:0.08px;}
#tak_1530{left:472px;bottom:162px;letter-spacing:-0.15px;}
#tal_1530{left:490px;bottom:147px;letter-spacing:-0.12px;}
#tam_1530{left:572px;bottom:147px;}
#tan_1530{left:580px;bottom:147px;letter-spacing:0.12px;}
#tao_1530{left:490px;bottom:131px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tap_1530{left:570px;bottom:131px;}
#taq_1530{left:577px;bottom:132px;letter-spacing:0.13px;}
#tar_1530{left:490px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tas_1530{left:623px;bottom:116px;}
#tat_1530{left:631px;bottom:117px;letter-spacing:0.12px;}

.s1_1530{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1530{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1530{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1530{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1530{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1530{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1530" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1530Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1530" style="-webkit-user-select: none;"><object width="935" height="1210" data="1530/1530.svg" type="image/svg+xml" id="pdf1530" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1530" class="t s1_1530">INDEX </span>
<span id="t2_1530" class="t s2_1530">INDEX-18 </span><span id="t3_1530" class="t s2_1530">Vol. 3D </span>
<span id="t4_1530" class="t s3_1530">introduction of into the IA-32 architecture</span><span id="t5_1530" class="t s4_1530">, </span><span id="t6_1530" class="t s5_1530">23-3 </span>
<span id="t7_1530" class="t s3_1530">providing exception handlers for</span><span id="t8_1530" class="t s4_1530">, </span><span id="t9_1530" class="t s5_1530">14-4</span><span id="ta_1530" class="t s4_1530">, </span><span id="tb_1530" class="t s5_1530">14-5 </span>
<span id="tc_1530" class="t s3_1530">providing operating system support for</span><span id="td_1530" class="t s4_1530">, </span><span id="te_1530" class="t s5_1530">14-1 </span>
<span id="tf_1530" class="t s3_1530">saving and restoring state</span><span id="tg_1530" class="t s4_1530">, </span><span id="th_1530" class="t s5_1530">14-6 </span>
<span id="ti_1530" class="t s3_1530">saving state on task, context switches</span><span id="tj_1530" class="t s4_1530">, </span><span id="tk_1530" class="t s5_1530">14-6 </span>
<span id="tl_1530" class="t s3_1530">SIMD Floating-point exception (#XM)</span><span id="tm_1530" class="t s4_1530">, </span><span id="tn_1530" class="t s5_1530">6-53 </span>
<span id="to_1530" class="t s3_1530">using TS flag to control saving state</span><span id="tp_1530" class="t s4_1530">, </span><span id="tq_1530" class="t s5_1530">14-7 </span>
<span id="tr_1530" class="t s3_1530">SSE2 feature flag </span>
<span id="ts_1530" class="t s3_1530">CPUID instruction</span><span id="tt_1530" class="t s4_1530">, </span><span id="tu_1530" class="t s5_1530">14-2 </span>
<span id="tv_1530" class="t s3_1530">SSE3 extensions </span>
<span id="tw_1530" class="t s3_1530">checking for with CPUID</span><span id="tx_1530" class="t s4_1530">, </span><span id="ty_1530" class="t s5_1530">14-2 </span>
<span id="tz_1530" class="t s3_1530">CPUID feature flag</span><span id="t10_1530" class="t s4_1530">, </span><span id="t11_1530" class="t s5_1530">10-8 </span>
<span id="t12_1530" class="t s3_1530">EM flag</span><span id="t13_1530" class="t s4_1530">, </span><span id="t14_1530" class="t s5_1530">2-16 </span>
<span id="t15_1530" class="t s3_1530">emulation of</span><span id="t16_1530" class="t s4_1530">, </span><span id="t17_1530" class="t s5_1530">14-6 </span>
<span id="t18_1530" class="t s3_1530">example verifying SS3 support</span><span id="t19_1530" class="t s4_1530">, </span><span id="t1a_1530" class="t s5_1530">9-47</span><span id="t1b_1530" class="t s4_1530">, </span><span id="t1c_1530" class="t s5_1530">9-50</span><span id="t1d_1530" class="t s4_1530">, </span><span id="t1e_1530" class="t s5_1530">15-2 </span>
<span id="t1f_1530" class="t s3_1530">facilities for automatic saving of state</span><span id="t1g_1530" class="t s4_1530">, </span><span id="t1h_1530" class="t s5_1530">14-6</span><span id="t1i_1530" class="t s4_1530">, </span><span id="t1j_1530" class="t s5_1530">14-7 </span>
<span id="t1k_1530" class="t s3_1530">initialization</span><span id="t1l_1530" class="t s4_1530">, </span><span id="t1m_1530" class="t s5_1530">10-8 </span>
<span id="t1n_1530" class="t s3_1530">introduction of into the IA-32 architecture</span><span id="t1o_1530" class="t s4_1530">, </span><span id="t1p_1530" class="t s5_1530">23-3 </span>
<span id="t1q_1530" class="t s3_1530">providing exception handlers for</span><span id="t1r_1530" class="t s4_1530">, </span><span id="t1s_1530" class="t s5_1530">14-4</span><span id="t1t_1530" class="t s4_1530">, </span><span id="t1u_1530" class="t s5_1530">14-5 </span>
<span id="t1v_1530" class="t s3_1530">providing operating system support for</span><span id="t1w_1530" class="t s4_1530">, </span><span id="t1x_1530" class="t s5_1530">14-1 </span>
<span id="t1y_1530" class="t s3_1530">saving and restoring state</span><span id="t1z_1530" class="t s4_1530">, </span><span id="t20_1530" class="t s5_1530">14-6 </span>
<span id="t21_1530" class="t s3_1530">saving state on task, context switches</span><span id="t22_1530" class="t s4_1530">, </span><span id="t23_1530" class="t s5_1530">14-6 </span>
<span id="t24_1530" class="t s3_1530">using TS flag to control saving of state</span><span id="t25_1530" class="t s4_1530">, </span><span id="t26_1530" class="t s5_1530">14-7 </span>
<span id="t27_1530" class="t s3_1530">SSE3 feature flag </span>
<span id="t28_1530" class="t s3_1530">CPUID instruction</span><span id="t29_1530" class="t s4_1530">, </span><span id="t2a_1530" class="t s5_1530">14-2 </span>
<span id="t2b_1530" class="t s3_1530">Stack fault exception (#SS)</span><span id="t2c_1530" class="t s4_1530">, </span><span id="t2d_1530" class="t s5_1530">6-40 </span>
<span id="t2e_1530" class="t s3_1530">Stack fault, x87 FPU</span><span id="t2f_1530" class="t s4_1530">, </span><span id="t2g_1530" class="t s5_1530">23-8</span><span id="t2h_1530" class="t s4_1530">, </span><span id="t2i_1530" class="t s5_1530">23-13 </span>
<span id="t2j_1530" class="t s3_1530">Stack pointers </span>
<span id="t2k_1530" class="t s3_1530">privilege level 0, 1, and 2 stacks</span><span id="t2l_1530" class="t s4_1530">, </span><span id="t2m_1530" class="t s5_1530">8-5 </span>
<span id="t2n_1530" class="t s3_1530">size of</span><span id="t2o_1530" class="t s4_1530">, </span><span id="t2p_1530" class="t s5_1530">3-11 </span>
<span id="t2q_1530" class="t s3_1530">Stack segments </span>
<span id="t2r_1530" class="t s3_1530">paging of</span><span id="t2s_1530" class="t s4_1530">, </span><span id="t2t_1530" class="t s5_1530">2-6 </span>
<span id="t2u_1530" class="t s3_1530">privilege level check when loading SS register</span><span id="t2v_1530" class="t s4_1530">, </span><span id="t2w_1530" class="t s5_1530">5-10 </span>
<span id="t2x_1530" class="t s3_1530">size of stack pointer</span><span id="t2y_1530" class="t s4_1530">, </span><span id="t2z_1530" class="t s5_1530">3-11 </span>
<span id="t30_1530" class="t s3_1530">Stack switching </span>
<span id="t31_1530" class="t s3_1530">exceptions/interrupts when switching stacks</span><span id="t32_1530" class="t s4_1530">, </span><span id="t33_1530" class="t s5_1530">6-8 </span>
<span id="t34_1530" class="t s3_1530">IA-32e mode</span><span id="t35_1530" class="t s4_1530">, </span><span id="t36_1530" class="t s5_1530">6-21 </span>
<span id="t37_1530" class="t s3_1530">inter-privilege level calls</span><span id="t38_1530" class="t s4_1530">, </span><span id="t39_1530" class="t s5_1530">5-17 </span>
<span id="t3a_1530" class="t s3_1530">Stack-fault exception (#SS)</span><span id="t3b_1530" class="t s4_1530">, </span><span id="t3c_1530" class="t s5_1530">23-34 </span>
<span id="t3d_1530" class="t s3_1530">Stacks </span>
<span id="t3e_1530" class="t s3_1530">error code pushes</span><span id="t3f_1530" class="t s4_1530">, </span><span id="t3g_1530" class="t s5_1530">23-32 </span>
<span id="t3h_1530" class="t s3_1530">faults</span><span id="t3i_1530" class="t s4_1530">, </span><span id="t3j_1530" class="t s5_1530">6-40 </span>
<span id="t3k_1530" class="t s3_1530">for privilege levels 0, 1, and 2</span><span id="t3l_1530" class="t s4_1530">, </span><span id="t3m_1530" class="t s5_1530">5-17 </span>
<span id="t3n_1530" class="t s3_1530">interlevel RET/IRET </span>
<span id="t3o_1530" class="t s2_1530">from a 16-bit interrupt or call gate</span><span id="t3p_1530" class="t s4_1530">, </span><span id="t3q_1530" class="t s5_1530">23-33 </span>
<span id="t3r_1530" class="t s3_1530">interrupt stack table, 64-bit mode</span><span id="t3s_1530" class="t s4_1530">, </span><span id="t3t_1530" class="t s5_1530">6-22 </span>
<span id="t3u_1530" class="t s3_1530">management of control transfers for </span>
<span id="t3v_1530" class="t s2_1530">16- and 32-bit procedure calls</span><span id="t3w_1530" class="t s4_1530">, </span><span id="t3x_1530" class="t s5_1530">22-4 </span>
<span id="t3y_1530" class="t s3_1530">operation on pushes and pops</span><span id="t3z_1530" class="t s4_1530">, </span><span id="t40_1530" class="t s5_1530">23-32 </span>
<span id="t41_1530" class="t s3_1530">pointers to in TSS</span><span id="t42_1530" class="t s4_1530">, </span><span id="t43_1530" class="t s5_1530">8-5 </span>
<span id="t44_1530" class="t s3_1530">stack switching</span><span id="t45_1530" class="t s4_1530">, </span><span id="t46_1530" class="t s5_1530">5-17</span><span id="t47_1530" class="t s4_1530">, </span><span id="t48_1530" class="t s5_1530">6-21 </span>
<span id="t49_1530" class="t s3_1530">usage on call to exception </span>
<span id="t4a_1530" class="t s2_1530">or interrupt handler</span><span id="t4b_1530" class="t s4_1530">, </span><span id="t4c_1530" class="t s5_1530">23-33 </span>
<span id="t4d_1530" class="t s3_1530">Stepping information, following processor initialization or reset</span><span id="t4e_1530" class="t s4_1530">, </span>
<span id="t4f_1530" class="t s5_1530">10-5 </span>
<span id="t4g_1530" class="t s3_1530">STI instruction</span><span id="t4h_1530" class="t s4_1530">, </span><span id="t4i_1530" class="t s5_1530">6-7 </span>
<span id="t4j_1530" class="t s3_1530">Store buffer </span>
<span id="t4k_1530" class="t s3_1530">caching terminology</span><span id="t4l_1530" class="t s4_1530">, </span><span id="t4m_1530" class="t s5_1530">12-5 </span>
<span id="t4n_1530" class="t s3_1530">characteristics of</span><span id="t4o_1530" class="t s4_1530">, </span><span id="t4p_1530" class="t s5_1530">12-4 </span>
<span id="t4q_1530" class="t s3_1530">description of</span><span id="t4r_1530" class="t s4_1530">, </span><span id="t4s_1530" class="t s5_1530">12-5</span><span id="t4t_1530" class="t s4_1530">, </span><span id="t4u_1530" class="t s5_1530">12-20 </span>
<span id="t4v_1530" class="t s3_1530">in IA-32 processors</span><span id="t4w_1530" class="t s4_1530">, </span><span id="t4x_1530" class="t s5_1530">23-34 </span>
<span id="t4y_1530" class="t s3_1530">location of</span><span id="t4z_1530" class="t s4_1530">, </span><span id="t50_1530" class="t s5_1530">12-1 </span>
<span id="t51_1530" class="t s3_1530">operation of</span><span id="t52_1530" class="t s4_1530">, </span><span id="t53_1530" class="t s5_1530">12-20 </span>
<span id="t54_1530" class="t s3_1530">STPCLK# pin</span><span id="t55_1530" class="t s4_1530">, </span><span id="t56_1530" class="t s5_1530">6-3 </span>
<span id="t57_1530" class="t s3_1530">STR instruction</span><span id="t58_1530" class="t s4_1530">, </span><span id="t59_1530" class="t s5_1530">2-24</span><span id="t5a_1530" class="t s4_1530">, </span><span id="t5b_1530" class="t s5_1530">3-16</span><span id="t5c_1530" class="t s4_1530">, </span><span id="t5d_1530" class="t s5_1530">8-7 </span>
<span id="t5e_1530" class="t s3_1530">Strong uncached (UC) memory type </span>
<span id="t5f_1530" class="t s3_1530">description of</span><span id="t5g_1530" class="t s4_1530">, </span><span id="t5h_1530" class="t s5_1530">12-6 </span>
<span id="t5i_1530" class="t s3_1530">effect on memory ordering</span><span id="t5j_1530" class="t s4_1530">, </span><span id="t5k_1530" class="t s5_1530">9-17 </span>
<span id="t5l_1530" class="t s3_1530">use of</span><span id="t5m_1530" class="t s4_1530">, </span><span id="t5n_1530" class="t s5_1530">10-8</span><span id="t5o_1530" class="t s4_1530">, </span><span id="t5p_1530" class="t s5_1530">12-8 </span>
<span id="t5q_1530" class="t s3_1530">Sub C-state</span><span id="t5r_1530" class="t s4_1530">, </span><span id="t5s_1530" class="t s5_1530">15-35 </span>
<span id="t5t_1530" class="t s3_1530">SUB instruction</span><span id="t5u_1530" class="t s4_1530">, </span><span id="t5v_1530" class="t s5_1530">9-4 </span>
<span id="t5w_1530" class="t s3_1530">Supervisor mode </span>
<span id="t5x_1530" class="t s3_1530">description of</span><span id="t5y_1530" class="t s4_1530">, </span><span id="t5z_1530" class="t s5_1530">5-28 </span>
<span id="t60_1530" class="t s3_1530">U/S (user/supervisor) flag</span><span id="t61_1530" class="t s4_1530">, </span><span id="t62_1530" class="t s5_1530">5-28 </span>
<span id="t63_1530" class="t s3_1530">SVR (spurious-interrupt vector register), local APIC</span><span id="t64_1530" class="t s4_1530">, </span><span id="t65_1530" class="t s5_1530">11-8</span><span id="t66_1530" class="t s4_1530">, </span><span id="t67_1530" class="t s5_1530">23-28 </span>
<span id="t68_1530" class="t s3_1530">SWAPGS instruction</span><span id="t69_1530" class="t s4_1530">, </span><span id="t6a_1530" class="t s5_1530">2-7 </span>
<span id="t6b_1530" class="t s3_1530">SYSCALL instruction</span><span id="t6c_1530" class="t s4_1530">, </span><span id="t6d_1530" class="t s5_1530">2-7</span><span id="t6e_1530" class="t s4_1530">, </span><span id="t6f_1530" class="t s5_1530">5-22 </span>
<span id="t6g_1530" class="t s3_1530">SYSENTER instruction</span><span id="t6h_1530" class="t s4_1530">, </span><span id="t6i_1530" class="t s5_1530">3-8</span><span id="t6j_1530" class="t s4_1530">, </span><span id="t6k_1530" class="t s5_1530">5-10</span><span id="t6l_1530" class="t s4_1530">, </span><span id="t6m_1530" class="t s5_1530">5-20</span><span id="t6n_1530" class="t s4_1530">, </span><span id="t6o_1530" class="t s5_1530">5-21 </span>
<span id="t6p_1530" class="t s3_1530">SYSENTER_CS_MSR</span><span id="t6q_1530" class="t s4_1530">, </span><span id="t6r_1530" class="t s5_1530">5-21 </span>
<span id="t6s_1530" class="t s3_1530">SYSENTER_EIP_MSR</span><span id="t6t_1530" class="t s4_1530">, </span><span id="t6u_1530" class="t s5_1530">5-21 </span>
<span id="t6v_1530" class="t s3_1530">SYSENTER_ESP_MSR</span><span id="t6w_1530" class="t s4_1530">, </span><span id="t6x_1530" class="t s5_1530">5-21 </span>
<span id="t6y_1530" class="t s3_1530">SYSEXIT instruction</span><span id="t6z_1530" class="t s4_1530">, </span><span id="t70_1530" class="t s5_1530">3-8</span><span id="t71_1530" class="t s4_1530">, </span><span id="t72_1530" class="t s5_1530">5-10</span><span id="t73_1530" class="t s4_1530">, </span><span id="t74_1530" class="t s5_1530">5-20</span><span id="t75_1530" class="t s4_1530">, </span><span id="t76_1530" class="t s5_1530">5-21 </span>
<span id="t77_1530" class="t s3_1530">SYSRET instruction</span><span id="t78_1530" class="t s4_1530">, </span><span id="t79_1530" class="t s5_1530">2-7</span><span id="t7a_1530" class="t s4_1530">, </span><span id="t7b_1530" class="t s5_1530">5-22 </span>
<span id="t7c_1530" class="t s3_1530">System </span>
<span id="t7d_1530" class="t s3_1530">architecture</span><span id="t7e_1530" class="t s4_1530">, </span><span id="t7f_1530" class="t s5_1530">2-1</span><span id="t7g_1530" class="t s4_1530">, </span><span id="t7h_1530" class="t s5_1530">2-2 </span>
<span id="t7i_1530" class="t s3_1530">data structures</span><span id="t7j_1530" class="t s4_1530">, </span><span id="t7k_1530" class="t s5_1530">2-2 </span>
<span id="t7l_1530" class="t s3_1530">instructions</span><span id="t7m_1530" class="t s4_1530">, </span><span id="t7n_1530" class="t s5_1530">2-7</span><span id="t7o_1530" class="t s4_1530">, </span><span id="t7p_1530" class="t s5_1530">2-23 </span>
<span id="t7q_1530" class="t s3_1530">registers in IA-32e mode</span><span id="t7r_1530" class="t s4_1530">, </span><span id="t7s_1530" class="t s5_1530">2-7 </span>
<span id="t7t_1530" class="t s3_1530">registers, introduction to</span><span id="t7u_1530" class="t s4_1530">, </span><span id="t7v_1530" class="t s5_1530">2-6 </span>
<span id="t7w_1530" class="t s3_1530">segment descriptor, layout of</span><span id="t7x_1530" class="t s4_1530">, </span><span id="t7y_1530" class="t s5_1530">5-2 </span>
<span id="t7z_1530" class="t s3_1530">segments, paging of</span><span id="t80_1530" class="t s4_1530">, </span><span id="t81_1530" class="t s5_1530">2-6 </span>
<span id="t82_1530" class="t s3_1530">System programming </span>
<span id="t83_1530" class="t s3_1530">MMX technology</span><span id="t84_1530" class="t s4_1530">, </span><span id="t85_1530" class="t s5_1530">13-1 </span>
<span id="t86_1530" class="t s3_1530">System-management mode (see SMM) </span>
<span id="t87_1530" class="t s6_1530">T </span>
<span id="t88_1530" class="t s3_1530">T (debug trap) flag, TSS</span><span id="t89_1530" class="t s4_1530">, </span><span id="t8a_1530" class="t s5_1530">8-5 </span>
<span id="t8b_1530" class="t s3_1530">Task gates </span>
<span id="t8c_1530" class="t s3_1530">descriptor</span><span id="t8d_1530" class="t s4_1530">, </span><span id="t8e_1530" class="t s5_1530">8-8 </span>
<span id="t8f_1530" class="t s3_1530">executing a task</span><span id="t8g_1530" class="t s4_1530">, </span><span id="t8h_1530" class="t s5_1530">8-2 </span>
<span id="t8i_1530" class="t s3_1530">handling a virtual-8086 mode interrupt or exception through</span><span id="t8j_1530" class="t s4_1530">, </span>
<span id="t8k_1530" class="t s5_1530">21-14 </span>
<span id="t8l_1530" class="t s3_1530">IA-32e mode</span><span id="t8m_1530" class="t s4_1530">, </span><span id="t8n_1530" class="t s5_1530">2-5 </span>
<span id="t8o_1530" class="t s3_1530">in IDT</span><span id="t8p_1530" class="t s4_1530">, </span><span id="t8q_1530" class="t s5_1530">6-10 </span>
<span id="t8r_1530" class="t s3_1530">introduction for IA-32e</span><span id="t8s_1530" class="t s4_1530">, </span><span id="t8t_1530" class="t s5_1530">2-4 </span>
<span id="t8u_1530" class="t s3_1530">introduction to</span><span id="t8v_1530" class="t s4_1530">, </span><span id="t8w_1530" class="t s5_1530">2-4</span><span id="t8x_1530" class="t s4_1530">, </span><span id="t8y_1530" class="t s5_1530">2-5 </span>
<span id="t8z_1530" class="t s3_1530">layout of</span><span id="t90_1530" class="t s4_1530">, </span><span id="t91_1530" class="t s5_1530">6-10 </span>
<span id="t92_1530" class="t s3_1530">referencing of TSS descriptor</span><span id="t93_1530" class="t s4_1530">, </span><span id="t94_1530" class="t s5_1530">6-17 </span>
<span id="t95_1530" class="t s3_1530">Task management</span><span id="t96_1530" class="t s4_1530">, </span><span id="t97_1530" class="t s5_1530">8-1 </span>
<span id="t98_1530" class="t s3_1530">data structures</span><span id="t99_1530" class="t s4_1530">, </span><span id="t9a_1530" class="t s5_1530">8-3 </span>
<span id="t9b_1530" class="t s3_1530">mechanism, description of</span><span id="t9c_1530" class="t s4_1530">, </span><span id="t9d_1530" class="t s5_1530">8-2 </span>
<span id="t9e_1530" class="t s3_1530">Task register</span><span id="t9f_1530" class="t s4_1530">, </span><span id="t9g_1530" class="t s5_1530">3-16 </span>
<span id="t9h_1530" class="t s3_1530">description of</span><span id="t9i_1530" class="t s4_1530">, </span><span id="t9j_1530" class="t s5_1530">2-13</span><span id="t9k_1530" class="t s4_1530">, </span><span id="t9l_1530" class="t s5_1530">8-1</span><span id="t9m_1530" class="t s4_1530">, </span><span id="t9n_1530" class="t s5_1530">8-7 </span>
<span id="t9o_1530" class="t s3_1530">IA-32e mode</span><span id="t9p_1530" class="t s4_1530">, </span><span id="t9q_1530" class="t s5_1530">2-13 </span>
<span id="t9r_1530" class="t s3_1530">initializing</span><span id="t9s_1530" class="t s4_1530">, </span><span id="t9t_1530" class="t s5_1530">10-11 </span>
<span id="t9u_1530" class="t s3_1530">introduction to</span><span id="t9v_1530" class="t s4_1530">, </span><span id="t9w_1530" class="t s5_1530">2-6 </span>
<span id="t9x_1530" class="t s3_1530">Task switching </span>
<span id="t9y_1530" class="t s3_1530">description of</span><span id="t9z_1530" class="t s4_1530">, </span><span id="ta0_1530" class="t s5_1530">8-3 </span>
<span id="ta1_1530" class="t s3_1530">exception condition</span><span id="ta2_1530" class="t s4_1530">, </span><span id="ta3_1530" class="t s5_1530">18-11 </span>
<span id="ta4_1530" class="t s3_1530">operation</span><span id="ta5_1530" class="t s4_1530">, </span><span id="ta6_1530" class="t s5_1530">8-10 </span>
<span id="ta7_1530" class="t s3_1530">preventing recursive task switching</span><span id="ta8_1530" class="t s4_1530">, </span><span id="ta9_1530" class="t s5_1530">8-16 </span>
<span id="taa_1530" class="t s3_1530">saving MMX state on</span><span id="tab_1530" class="t s4_1530">, </span><span id="tac_1530" class="t s5_1530">13-4 </span>
<span id="tad_1530" class="t s3_1530">saving SSE/SSE2/SSE3 state </span>
<span id="tae_1530" class="t s2_1530">on task or context switches</span><span id="taf_1530" class="t s4_1530">, </span><span id="tag_1530" class="t s5_1530">14-6 </span>
<span id="tah_1530" class="t s3_1530">T (debug trap) flag</span><span id="tai_1530" class="t s4_1530">, </span><span id="taj_1530" class="t s5_1530">8-5 </span>
<span id="tak_1530" class="t s3_1530">Tasks </span>
<span id="tal_1530" class="t s3_1530">address space</span><span id="tam_1530" class="t s4_1530">, </span><span id="tan_1530" class="t s5_1530">8-16 </span>
<span id="tao_1530" class="t s3_1530">description of</span><span id="tap_1530" class="t s4_1530">, </span><span id="taq_1530" class="t s5_1530">8-1 </span>
<span id="tar_1530" class="t s3_1530">exception-handler task</span><span id="tas_1530" class="t s4_1530">, </span><span id="tat_1530" class="t s5_1530">6-11 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
