-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Jul 30 15:45:05 2020
-- Host        : DESKTOP-0V46LPK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_G_Rom_sim_netlist.vhdl
-- Design      : Picture_G_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"24282827241E1F232D3C49577399A3947E839DA497805E11432E281E1B1B1A1A",
      INIT_01 => X"9A997F3E13191D1E2527241F1E1D1C1B1C1C1E1F20202021232320211E1E2021",
      INIT_02 => X"151B1B171C1F305E675A506578817B644751748A8E846751658596937D626587",
      INIT_03 => X"4C5C6C87A3A4897C8DA2A89482869FA492807D35333F3A2D1C1A1B1A3047512A",
      INIT_04 => X"2422211D1D1C1C1A1D1E1D1D1E1F1D1F22242321202121222626232526282D35",
      INIT_05 => X"1D2035636A564F6A7F8B826948587E9494886B59708A978F795E6B94A49B7138",
      INIT_06 => X"A09E867A8EA5A6948489A1A4927E77800C2A323226261E1D334E5835161D1A16",
      INIT_07 => X"1E202020201E1F1F1F1E1C202121232526282627242B3E4E5D6E91ABAE998C91",
      INIT_08 => X"6B5956748A938568496285989787665C77949F977C564944352118181B1C1D1D",
      INIT_09 => X"8DA6A593848BA1A28D7D748D531633372422221E354F5F401A1B18141D1E3262",
      INIT_0A => X"1F1E1E1D1F212325272B292A344552607BA1B1A1857E96A9A5948A91A19C8679",
      INIT_0B => X"949B8A684E6D909B9C8B6E61747865432918181A1A1B1E1E1E1F1F1F2022221E",
      INIT_0C => X"8A91A6A68E7C738593222A252B36211D3A576851221B1817181A2352675C5D7F",
      INIT_0D => X"2527293542536B8EAEAB907D89A3A7967E7D95A5A08A82919F9983778DA5A596",
      INIT_0E => X"667D9AA8A07647271B1616181A1C1D1E1D1D1E1F201F1F1F1E1F1E1E21252425",
      INIT_0F => X"917B71878E6C19342A2A23283B596D6739191A1917171B29435569899C9F9578",
      INIT_10 => X"847D86A1AEA68D7B8EA8AC997F7D98A49B878296A19B847B91A8A8948895A9A7",
      INIT_11 => X"1E14161A1C1C1C1E1F1F222522201F20201D1D1D1D1D20252A2F3441586A7E84",
      INIT_12 => X"898167232D29232E46667D826227181917171A1D2948718FA1A29C826F61553A",
      INIT_13 => X"AA9F867991AAAB967B7F9BA69E8C899BA49E867F96ABA8928291A9A6907B7288",
      INIT_14 => X"1A1A1B1C1C1F201E1D1E1D1D1B1A1C1F252B2D3136383F667C808781807C7F9D",
      INIT_15 => X"2D2B272255798C907F5019181516181B254B7A99A69B6F3B1C1515171618191D",
      INIT_16 => X"92AAA89179819DA89D8C899AA69F8A8699AEAB998A96AAA8927C70858879913F",
      INIT_17 => X"1F1E1E1E1C1C1C1F242B343128201B1C23292B5A7A818885817B869EAA9D847D",
      INIT_18 => X"5E87969889652416121013141D425E54371B131618191818171B1C1D1D1D1E1F",
      INIT_19 => X"79849FA697858498A69F89899CAEAF9D969EACA68D7C75898776867F242C292A",
      INIT_1A => X"262A2D2E3539373127222327292B2C5F79818885817C85A0AB9C827C96ABA78F",
      INIT_1B => X"8B622519120D0F151A19161515161718181718181A1B1C1E1E1E1F201E1D2322",
      INIT_1C => X"9680819BA69B86869EADAA9B949EACA68D7D7B8F8978819C3831312A65899A9C",
      INIT_1D => X"32363630292628282A252F627A7E86837F7A88A4AA9A817E9AADA78F7A86A1A7",
      INIT_1E => X"13171C1E191513121415131618181A191A1C1C1D1A1C1F22262829282A2E3030",
      INIT_1F => X"A99A87869EAFAD9E96A0ADA38D7E7F938A7A879AA2262C28718F978B67371A17",
      INIT_20 => X"2F2A2B2B2F314068787E84817C7989A5A8987E829DAEA78D7C88A1A6957F849F",
      INIT_21 => X"1413141616151716171718171A1E1D19191A1C1E22252E373B3A383D45423B34",
      INIT_22 => X"A1B3B2A6A1A6AFA6908381948C7E8A9BB26E252867715E371B1616181F201D18",
      INIT_23 => X"353B4C6B767C827F7A768CA6A7937C839FAEA58C7D8DA2A5938088A1AB9C898A",
      INIT_24 => X"1916181414171C26251D253A516365554B5E7D8D88715C677D7955211F242B2F",
      INIT_25 => X"A3A9B2A891828194897E8BA2ABAA3B29291E14151615151C1E1E1C1D1D1A1B1B",
      INIT_26 => X"737C84817E7990A7A6907B85A1AEA1877F90A4A5917F87A2A99A868AA2B1AFA4",
      INIT_27 => X"4E6E858879575E7E989F967B617997A59C80667795997C2D0D19222A30354666",
      INIT_28 => X"8F818394887F8EA3ABA39022161716151313152027221E1D1C1A181515191D2F",
      INIT_29 => X"7E7B93A9A6917A87A3AFA0847C93A8AA91808DA7AE9E8D8EA6AFA69796A8B2A6",
      INIT_2A => X"845E63849DA39773607E99A4997C647896A496641C15232A2C33496772798282",
      INIT_2B => X"85808FA6AEA19E6313101314120F0F1B29231B191B1C1C2F525C4F557C98A49E",
      INIT_2C => X"A7937E8BA6B0A0837890905A3D3D35423C394A63889E8B7C8DA9BAAC93868695",
      INIT_2D => X"9E9F946E61849CA39578637899A89E7F38121E272729456C737C7F7D787A97A9",
      INIT_2E => X"AEA1919C3A20100B0C0F101825251E18191A1D496F67485379939F947D676A89",
      INIT_2F => X"ABB19F837A85420D1C26241E171D1C16151115131225596889868795847F90A7",
      INIT_30 => X"66849C9F93725E7C99A59E8043141922231F3B6A767C7D7A747898ADA7907F93",
      INIT_31 => X"745C3D26191618191A1D2A312A33486677695261798998927C677A8A9A98866C",
      INIT_32 => X"7B93934E151B24302723221F181B1D2019130F0839868B94847F91A5AFA08E90",
      INIT_33 => X"8B685C7F9CA6987B40171B1D1F1F2E576A7A7D7B757D9BADA78C7E92ABAE9F82",
      INIT_34 => X"4C434C556768697E8C8B939C9E9B999192969695897E818B928C7F6B6D83989C",
      INIT_35 => X"764B3626140E181E1D1C1C1920191B150A3B839A848396ABB2A18D88786D615B",
      INIT_36 => X"98A29879491E14181C1F242E4970807E787E9CADA3887D94ACAF9E837F95A6A2",
      INIT_37 => X"9BA7ADADAEAEADABADAEAFADA8A7A5A5A2A0989496908A848284847F725A527C",
      INIT_38 => X"916C3A18101015181612151C180B3293828598ACB4A3888576717278767E8A8F",
      INIT_39 => X"583E25141C1E21243A6D807D7684A0AEA4887F96AEAE9C81819AA99D8A838F97",
      INIT_3A => X"B6B5B4B3B0B0B0AAA8A8A6ABA7A3A19C9C9C9799968F887C6E6C5B698692866F",
      INIT_3B => X"17251E0F0D1211131A1D163C818899ADB4A285818F93959DA0A4A8B0AEB0B1B5",
      INIT_3C => X"1C1A2123336D817E7887A5B0A2888197AEB09C82829BA8A1845A3A41563E1B1D",
      INIT_3D => X"B2B0AEADADAAA9A7A6A29F9A99999A999796948D8A897E6B6F716F61696A4F2D",
      INIT_3E => X"0D0C11101319250D3C899FB0B39F8381A7AEAEB0B4B5BAB8BABBBAB8BAB8B6B4",
      INIT_3F => X"275071757689A5AEA086819CAFAD998285A0AD9B67414260695F34444645552B",
      INIT_40 => X"ABABAAA8A6A4A19D9F9D92919692928F92908F8475696C69757C714A20171C29",
      INIT_41 => X"0E121D26173A91B1AB977D81B4B6BDBEBCBCBCBCB9B8B8BAB9B8B6B4B2B0B0AE",
      INIT_42 => X"718AA4A89984839FB3AE987F8890974839302D6366543C1F244B6040260F0B11",
      INIT_43 => X"A6A5A2A19F9F9E9C939994948F8F8C8D8C7C82797678816C5E363E332731435E",
      INIT_44 => X"220A2798A286727EBDBDBEBFBFBEBCBBB8B8B9B3B5B7B6B6B4AFADACABAAA8A8",
      INIT_45 => X"8B8C8B8F938E877F7E786A4F3D291B36463F36293025393E351D0A080C0C103D",
      INIT_46 => X"A2A1A0A4A498A1A09E98918F96958D948D92918B8B7C77635B5C6B64728C928F",
      INIT_47 => X"797B687AC0BFBFBEBEBDBCBBBAB8B6B5B5B2B2B5B3B0AEAEADACAAAAA9A4A2A1",
      INIT_48 => X"8F91929191815D4533312F1820232D27362D15383C2B1809060B092630170C2F",
      INIT_49 => X"A4A19B9E9E9D98989798988A95919492928A8E8B8B888683848B89898B8A8A8B",
      INIT_4A => X"C2C1BFBDBBBABABABAB7B4B3B2B5B3AFAFB1B0AEAEACA8A8A7A3A29F9EA0A2A2",
      INIT_4B => X"A5A4926C3D1C1F2E241C1B191F261C1D29241E0D080909173C241309296C6978",
      INIT_4C => X"9C9A98959D9C9FA6A9AAABA6AA9CABAAA59D908B8B8E8E95908F969A9C9BA0A1",
      INIT_4D => X"BCBCBCBCBBB9B7B5B2B1B1B1ADA8ABABACAAA6A6A3A1A19E9DA09E9FA1A1879F",
      INIT_4E => X"815D301724453A2D1B1C1A0F131C1E140908080949371413123A6776C5C3C0BC",
      INIT_4F => X"B4B4B7B8BCBCC0C1B8ACA49EA6A49CA39C9C9D8E96999C9C9D9FA5A7A6A7A19B",
      INIT_50 => X"B7B7B4B0ABA9ACACAEADA7A3ABAAA6A3A29F9E9C999A9DA1A08F8896959AA2AA",
      INIT_51 => X"1E2C4240302C130B101519160A08090D4B551E171918427BC0BDBCB8B7B9B9B8",
      INIT_52 => X"C0C2BFBFC8C8BEBDACA1959A8B7E7F778493979C9F99A29C9CA5A2A29893745C",
      INIT_53 => X"B1ADABA8A5A3A4A89C9E9E9C9D9E9D9C9998998F91899EA1A7A5AAA6A7B9B9BE",
      INIT_54 => X"2E2E2D25171211100D08070D465D2A1D1F202678BDBCBBBAB7B3B5B8B9B6B4B5",
      INIT_55 => X"C2C3C0B5A197765D4426507986A2A2A3A7A8ADA1A7A3A5A49CA0A2A19672482A",
      INIT_56 => X"A6A69E999B9B969C979393949190868B939B9F97978D8BA3A7AFB4B6BFC3C0C1",
      INIT_57 => X"1D08090A0908070B487144312C2E3155B9B9BABAB7B6B3B4B2B3B2B0AFADA8A8",
      INIT_58 => X"241E1A1418315489A2AEB2B9B0B5BBAEB1B4ACA7ADABADAB9A9F94786D363E2D",
      INIT_59 => X"99928E87919691919896888B826E636271887E8592AFA8B0B4ADA3A27B675130",
      INIT_5A => X"0B0805114F7E705C4D434642B4B3B3B3B3B3AEACADADACACAAA7A4A5A1A09DA0",
      INIT_5B => X"2129618690AAB6B7BABDBDB6BBBFB6B8B8B3AFB5A99F989C9A9972542B1A0E0A",
      INIT_5C => X"8A8E979C8C6F5F451E3827455969756C7A8A79766A4D363732202927302E3737",
      INIT_5D => X"527C74635F5F5853B0ADAEAEAAA9A6A4A5A3A3A09C9B999A95909091958D8E98",
      INIT_5E => X"8CBCBDB9C2C1BCBEC7BAB4BAB6BCB7B4B9B19D928D8E9796836629130F0C0C15",
      INIT_5F => X"3036514B483D2730465F815D5D56684A3C362D20202635351C0A07234129406D",
      INIT_60 => X"6C756C6EB0ACADADA9A9A7A7A6A4A29F9D9B9899948F8A79777C91A69D977855",
      INIT_61 => X"C9C3B3BEBDB5C0B9BDB4BAC1B4B9ABA3A695959C9D915F2B210D111544567462",
      INIT_62 => X"2D514F3033635D6554524A444138202A2D4B36131B1E0F084637396189ADBEC9",
      INIT_63 => X"ABABACABA9A6A5A4A3A09D97928E8C8B888484969FAAA078645853211E1F2650",
      INIT_64 => X"AEB3B4B0BFBBB8BCC5B8BBB4AC958A85918DA88952391D2F4E72886D7E837C6C",
      INIT_65 => X"403D3C5B4E31462E2D24253552481C205F3C2D084F4A55478DC0C4C7D4C7ACB5",
      INIT_66 => X"A19E9E9E9D9B9A958F8A877E82878D9DA3A5956B361D254A21261E202D3B3540",
      INIT_67 => X"B2AAA3A69DADAABBA99F94938D8E9AA999793E41496D665A7E786F86A9A6A5A5",
      INIT_68 => X"3D3E2D39201C2D41522F254C564A6016255E5778A3BCBED0CCB7AFB4B4ACB0A5",
      INIT_69 => X"9994908D8E8E8D8B959D9E9E9575583856221822361F29364731332947383B32",
      INIT_6A => X"929D97ADB09B9A9A968C84A2AF97AD845B55394A7889928FA7A5A19F9D9C9C9C",
      INIT_6B => X"24212B4C481F1418214C7A1E17324E77ADB7B4BFB6B1B1A3A7A0AE9F9AA19595",
      INIT_6C => X"8E918E9198A296A08920171E122E321C1A213950474C3D3922354A443C282D40",
      INIT_6D => X"8C988A868E93938EA5A6B6B2B4946A4E60809396A5A3A19E999C9A9A9B928C93",
      INIT_6E => X"42151C1512425A1C14334A7B9FA9ABA393A0A39DA8A09C9699A1948F9A9F9E98",
      INIT_6F => X"9CA485490B111916111E1D322B18284F5D45375B482D303C583D392E2C34234B",
      INIT_70 => X"94908F8C92A4A7BABFC3BDAC5E7596A2A3A1A4A19F9E9A9C99979492958F9094",
      INIT_71 => X"4C3C0120171B34626D8B9E8CA3B7AEA7AAB1A3B0A7B0A19BACA88FA0908A8BAB",
      INIT_72 => X"0E19191918201C1A1C2E2C3F693E39424D2E254245526C392825364056310B12",
      INIT_73 => X"9AA2A1AFACB3C5BABCA89AA8AAA5A5A2A3A39E979B989497969197999F7D2B0A",
      INIT_74 => X"25192020424C6D9AADB2B1B1A2B9B8B1B0CABEB3AFC59FAEBD9DAD98A4978D91",
      INIT_75 => X"1F221E191E2130384643221D382F12282A5266525D3721333342451014111717",
      INIT_76 => X"B2B1B9D0CCC4AEA1AFABA7A3A4A39E98999491908E90928A6B2015101D1C1A15",
      INIT_77 => X"111B337A94B5B7A9A6A6B9B3BABBC7C3B4B8B7B2B2C9B4ADB6B7A7A296A1A6C4",
      INIT_78 => X"1B1B25323B4437301030171028425D61727234193016181E130C0C050D112E23",
      INIT_79 => X"C8D2C3A5AEABAAA7A29FA09A9492958A868786511215110C0F1018181B201E1A",
      INIT_7A => X"7996A7ACA5AAAEB2BBB2B6BFBFCBBDABACC5B7C8C8C1C4BBB6B5ACB8C4C3BEC1",
      INIT_7B => X"2E3E453020141810233B4A5D73646815141513110907090200415C7765462C3B",
      INIT_7C => X"AEAFA8A8A6A297979296948C8E7B4B1B18100F15130D0F1412162422201F2834",
      INIT_7D => X"B6A7A0ADA2CABDA8B7BFBBB5B2B1B2AABEB9BEC8C9C9BDB5BAC0C9CDCFCFA6A5",
      INIT_7E => X"53201D141323394A536D7067090C0C1014180D1E4881819FA9A87B628BA3A5AF",
      INIT_7F => X"A6A39E978E91938A7F4A1112151C1E12100F17181D15202722201F4640292F45",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A5A4A49DA7A1ABC6B4A5B4BAAAC2BDC9CDD1CFCCC1AEAEB9C2AD85B0AFAEA9A7",
      INIT_01 => X"08262C535F6D7F8A4308080D1A232A3D5B77889CC0B5B3B4B3B8B2B3969AA3BA",
      INIT_02 => X"8884887A391215171928271F1A28131721291C2A231B2035292A4157401A2617",
      INIT_03 => X"8FA1B4ACAEB5C7C1B7ACB3B7CCCDD2DCDFD4CEBDB5B0A09DA9A9A7A7A59D9D97",
      INIT_04 => X"3E63657F662D0E081640596272889C9FA0BAB0B5A4AD9A97919A9EA9AEA59BAB",
      INIT_05 => X"17151414161A1725281B1611111D1A2D1C2423323B17345D6A642B1D12070F2F",
      INIT_06 => X"A1B6B3BEB9C5BAB5BCC7CFD5DDE5E5DBCAC4B6A2ABA7A6A59D948A87796F6335",
      INIT_07 => X"5F5A321B0C566F7C7080828DAAA39DA1948C9786907E9D9898A48BA07D8F9AA6",
      INIT_08 => X"1D171C1B1A282915151C1C222C3A36346835463329503E2B221306053249555A",
      INIT_09 => X"B1B3B5C0C6C7BFCAD7DEE3E5DCD2C6AFAAA5A39F958F8B857E79581C191D1A18",
      INIT_0A => X"191853718D7C8A92787A786568606B616D7A7B8B9A849B9D8DA5BAC4A4ACBDCA",
      INIT_0B => X"1F4121200C172D1C394F3158373D5C575C4843301A0F0907020F32444753504E",
      INIT_0C => X"C5D6C5D7D7DAD3D8DCD8D3C0A7A19B928D8D8A7E7A70301D1E1F1C1A16272819",
      INIT_0D => X"686F6F726C7379756C889896A3949A958CAFAAA7A1AEACA1B0B1AEAAAFADABB5",
      INIT_0E => X"191B1E21413475554B4F757B7E898A2F3836504C2F0D0618374B607243331B52",
      INIT_0F => X"C7D9E2E2DAC6C6BAA3A09990898C8B7F735E21191D1D1C1A181D1F172D3B2624",
      INIT_10 => X"887C77959497ABB6A0A2A6B1BAADB2AC9CA39FA3ABA29B95A5A499B0B8BDBDC8",
      INIT_11 => X"46726290775E9DB0BAC94838627763757E58110E13306D6F6F57350F3952726D",
      INIT_12 => X"EACDC1B0A49F928586898B7E746E25121A24221F171E2F1F3D40383B1318201D",
      INIT_13 => X"9198A697AEA89AACBBB49F9DB1A68D958F72666A87A1A3AAA28FB1C6E1E0E5F1",
      INIT_14 => X"90726252763800284023175A807E3912101253558467584E163C5C6E75808777",
      INIT_15 => X"9B9B948E8C8C8177865E1D1418201B1D241C2417253A4049391521164558807B",
      INIT_16 => X"94979CA18F908D826F575D5A5F756A5C7C6C696E98B3CEE1E7EBEEEAE8E4D2B8",
      INIT_17 => X"4E48341E143872A092804B071E062A566D66784B2D274361756877828C848B95",
      INIT_18 => X"949281816C3F1A1214201A152925201C232840443431201E1E5C6B94829C452B",
      INIT_19 => X"7A83708C7973919989847C7D87A6ABC3CCD5D1DBE5EDEFEEE8E4CCB796969490",
      INIT_1A => X"8A846A727B9816142008223D63725A543B24355049696C6F7B7C6F75776D5F77",
      INIT_1B => X"6F3A17130E1A1A1A1E19232522363D2F3E241A1C1E37586F55586B28202B4F7A",
      INIT_1C => X"ACBCB1B1A6939DAEBBC4C9C9C8C5CAD3E2D3C2C2DCE2D6BD969A9A9392888A89",
      INIT_1D => X"7C7D100A1C0A303B3B533F49211415314753686080857777A09294ADB5A6B7A6",
      INIT_1E => X"111D2518161C231B122139262D2A0B0F181A2A334E66335521243F5E735F4E4F",
      INIT_1F => X"98A18E989FACACA5A8A798818FA8C8E6EDF0E8CA9F9EA2A19C89868F5D271912",
      INIT_20 => X"18121F336B745E4A301E2936416C7481838294959F9FA8A3AABDC4BBADB29EA2",
      INIT_21 => X"151A1A183A32194F332D111E222E384F747E806F9D7236171E5F828C7F9F0F0F",
      INIT_22 => X"7F606A56546D90B3D6E3F3F7FAF5F2D2AAA9ACA49D90889377311612121D162D",
      INIT_23 => X"6470603A2522456B7A6B747D94A88B9E919EA1B0BAADB6AFA6988E827A6C677D",
      INIT_24 => X"161D3141381C1621202B40586F5D787B6834002C290B74847A9C0D190B1C3D50",
      INIT_25 => X"C6D5DEE0E8EEF2FCFDFCF1C1B4B0ACA8A3998B867E411A15161D251C182F2E20",
      INIT_26 => X"3B3A495E6D7A89809592A79195958276758A94888180707F7C68666F60627599",
      INIT_27 => X"3629162924333C5566564371837E4A537767788CA1340A0C0823354B7362473F",
      INIT_28 => X"EDF2FCFBF8F3C8B8B5B0B2B1AAA4A18986612315151F21282019191A392B3646",
      INIT_29 => X"506071888585AA9EAC999D98887B8279796F7979616070777E94ABC6D3DFE6E6",
      INIT_2A => X"2F2228354A5552637A797350647EA07F2507050B1A2E71635D3A3E322832284A",
      INIT_2B => X"FAE99CA1C0BBB5B0AFA6A599948C39141A232E1E1424231B231C3D5638160F25",
      INIT_2C => X"7B7291A1A1ABAEB3B2B0A5A4ABAEACB4AFA7A2A9B2BAB7C7D5D9E7F0F1F8F9F9",
      INIT_2D => X"4753575E617D783D3C1B1602020622243E485D564B2E1C1A33544C4850554F55",
      INIT_2E => X"BFC1B7B1ABA6A8ABA3965D2023211E1D221D25222F21383F23201318221C2A4A",
      INIT_2F => X"708F9698AEAAB4A7B9BCB3B4B0BEC3C3BCC7BDC4D6E0E1E9ECF5F9FFFFEC9983",
      INIT_30 => X"6E6F4338160A0504132A40433F68513C211230566780867A8A9093888E886775",
      INIT_31 => X"AFAFA6A49C91692D2C241E2122262E27371F2F3018170E352F1C362938635379",
      INIT_32 => X"879499B6B1B4BCB0B6BDBCBDD1D4C6C4BCCEE4E6EFF3F6FFFEF1A495BEBCB9B5",
      INIT_33 => X"1C11061F35445C6956492917213E6B777D737E8EA2B1B5B9B5B4B6AC9C7E8A93",
      INIT_34 => X"A38C79481F2A2125342F1C151B221E400D0B0B3D611D3C2B305B474662625175",
      INIT_35 => X"A6B2ACC0B7C0BDC7B8BAC4C9DADCDFE7F1F2F7FFFDF5C391C6C1BCB5ABADB2B1",
      INIT_36 => X"4E6F8775391B0A1620435D5E70849D85AEBCB6BDC7C0CEB6B8B09EABA0A2968E",
      INIT_37 => X"4F272D28202B32232C3C190C040D123C65221F1A234C2A2A52592C2818142037",
      INIT_38 => X"B7ADBBB5C0C8D6D2DCDFDADEEBEEF1F2F4F4EDAFC1BEB8B3B0B0B5B5B2A5A29A",
      INIT_39 => X"23040F191E2B3A4C687A96999D9DA4BBD1CDD0D9BABFAFB4B8ADA396B1B7ABB2",
      INIT_3A => X"21191B140F1014181E27283C630D18273059512A4A5F58301818384D76848051",
      INIT_3B => X"D3CECFDFE1D6CFDFE0E7E4E4E5E2E9D0C3BEBAB4B5B9BEC2C2BBB0A8A978321F",
      INIT_3C => X"0E05040200156D99B6A8A2715FC7DEDDDAC3B4BAB5CBA8ADA2CBB6C9BEC1BECC",
      INIT_3D => X"0A0C0B0C18202A5D6B212B292E3E33255E572821191D4F7F8B91822C212B1D15",
      INIT_3E => X"C2C9D7DBE0DFE2E2E8E2E5EDBEBCBBB7B8B9C2CDCDC1B7B1B0AEA84A0D0F1314",
      INIT_3F => X"0A0C0E2E373E705334A4E3E5EAD9D4C2C6C3BBC9D0D4D0CECACFC6CDD9D3D7D2",
      INIT_40 => X"1B2126764D302E26494F3A4E55402E3012406AA2ADA66B5B652D17262721110E",
      INIT_41 => X"DEE2DDC5BCE4F8FCBCB8C1C3BDB8BEC9C1B8BABABCB7B09C4C100F0C0F0D0A12",
      INIT_42 => X"2248616887D1E8F8EBDBDED6D7DBD2D5CED9D7D5D1D9DCD7E0D3B6BCCBCDCDD8",
      INIT_43 => X"223436484E585741305A512D547882ACBB8A6374731D1D18231626311E1A1F15",
      INIT_44 => X"BDE0E8E5C9CFCECBC5C0BFBEC6CBC5C5C8C6BAB8AA832B27291F243027173A9F",
      INIT_45 => X"BEF0F0F0F1DBD6D9D5D1DCE5D2DBD5D5CCD6D0CFBFC4CAD0D3C7C5D9E7D8B99E",
      INIT_46 => X"625F483B506E5B4D577DA58666535EC23025271B274218153F39273A798CA19F",
      INIT_47 => X"CFD4D1D3CFCCC6C6CACACBCECBC9C3BDB19E762D16142021223D679444492A3E",
      INIT_48 => X"D0DFDFDFE0D8DCE0DED5D7D9D3D6CBD2D2CBCDD1D0D4DCD4B27E96D2EAECEBE5",
      INIT_49 => X"776364879F84642A2747759F1E251D1E286F8C1C07494C4990A5A6BED6E2F3E2",
      INIT_4A => X"D3CDC8CAC7C5D1CED1CFC8C3BBA8B78F25161E1C2642A8744A3947657065495B",
      INIT_4B => X"E2E1EBE7E3E4DBE1E4E5DED4C2CCD4D3E8CBB389879ED4E9E9EAE2D7CBCED6D9",
      INIT_4C => X"3F1E2619253974B62A2317204980A5460724634D93B6CDCCE6EEEFDBD2DDE3E0",
      INIT_4D => X"C7C6CBD4D4D4CDCCC0B6BEC97421223D354DA057694840747C7164855C6C7D6A",
      INIT_4E => X"EAEDF2EAE1E6DDD1CED9CEC0B497AACFC3E1E9EAEBE5DAC5CCDCDDD8D5D5D0CC",
      INIT_4F => X"2A324DD63D3C2A17151838181936937A9DD2D0E2F9F3E4E3E6E3E5EAEDEEE8E6",
      INIT_50 => X"D8DBD0D4C4BBB5CCCE7B544E4D5E9F7778626F7E7075838B8A7458594B552F33",
      INIT_51 => X"DFD6DADBD4BDA9675A9EC9CDC2E1ECEAE4D7C2B8CED1D5D9D6CECFD1C8C6C8D4",
      INIT_52 => X"C036444F332B160B3B6A8992BDE6F5FAF6F1EDF2F2EFEFF1F3F0F8F5F7F6F0F4",
      INIT_53 => X"D4D2CDD0E4E09A7D53816C55596578869182A8B0BFA1AE907B575A38232C4D7B",
      INIT_54 => X"844146185AACC4C6DADDE5E3D3C3AEADD5D1D0D1D1CDCCC8C3C6C7CED1D4D4D0",
      INIT_55 => X"4B3A1320836D77C5D5F1F5F8FAF8FBF8F2F2FCF5F8FDF8F8FCF6EBE4E8D8D6BD",
      INIT_56 => X"D1E7F2EFAD99BAA9AAB3AB989A9AACC2C7CBD5ECDEC5AA88614D3448659E6038",
      INIT_57 => X"71AACDC5D2D4D6D6C3AE9AA2D8D5D3D0CBC8C5BCBBC3C5C2C6CDD7DCDEDDE0D1",
      INIT_58 => X"5276ABD3E6F2F7F4FBF4FBF4F3F8FCFDFAF9FBF8F2EEE6D5C8B96F331C0C0A1E",
      INIT_59 => X"8ADDECFFF9F4E1ACA2A1A2A3A8C4C2DFDDF5EDF1E7C38D5140596B92914E4D7A",
      INIT_5A => X"B7C2BCB99B8C919CDCD9D5D1CCCAC5BDC2C6C4C5C9C9CFD2D3DDD7E3E4E6EFEF",
      INIT_5B => X"EEEEF4F3EEF1F0F5F6F4F8F7F3F6F0E1D7C79D7C4C331B090605085CA1C2ABBD",
      INIT_5C => X"F0F5DAF6D6D9C7BDB7C1B9C8E2E7E8EDEFF6FEF6E5C1A4917377672B3C93BEDE",
      INIT_5D => X"7C79949BE4DEDCD9D5CDCAD3D9D7DADFDBD9D5D9DDDEE1E1E6E8EAC37BE0F5ED",
      INIT_5E => X"EBE8F0EDF3F1EEE9DFC0B2606F52361A090B080B090D5DC5B0939FA2AB9C9FA7",
      INIT_5F => X"D6F0EDE7DED3D6D4E5EAEAF5F6F7FDFFFEFFFFF5F3EFC6A9A2B0BCCFE4E5E9EE",
      INIT_60 => X"E9E4E1DCD1C7D5E1E6EDF1F3F2F2F0EBEDE7E8E1E6EEEE83B0EAE7E7E5D3E8EE",
      INIT_61 => X"E5D5BF9F74573835220B05050B0B0C031388DCB4818C8F918E818482747C949A",
      INIT_62 => X"F4F4F4E9EEEAEEF0F2F8FEFDF3E3E9EFF4F9F2EAE4CFD8DFDEE9F3F1EBEBECEA",
      INIT_63 => X"CED5E1EEF1F5F7FCF9FBFCFBF6F8FAF9F9FADE82E1FCF7EBECF7F7E9F1F7F5F4",
      INIT_64 => X"3234210E06080B100D0C0624A3D5A87582928477808793947D7C9498EDE7DED2",
      INIT_65 => X"FBFBF2F5F6F5F7F8F4F2F8F2F1EAE2D6C9B5C1C9D3CCC4CDD7DCC7B6B1976B46",
      INIT_66 => X"FAFCFFFBFCFCFDFCFDFBFBF4FBFFAB8BEDFBF8FFFFFEFEF0FEFFFFFEFDFBFBF9",
      INIT_67 => X"101E190D071347B2CA9F7E70837F737196A9B3A585798F91EEE7DEDBE1EAF1F5",
      INIT_68 => X"FFFFFFFEE8CCB4A0A0B8CECFBC9E9EBBCECABAADA79D94918E6E5F471D150B0D",
      INIT_69 => X"FEFEFDFEFFFFFFFBFFFF80C4FFFFFEFFFEFFF4FCFEFEFFFFFFFFFFFCFDFEFEFF",
      INIT_6A => X"1F51C6BA866867727663618BA3B8BAA485768684F2E9E2E7ECF0FBFEFEFEFEFF",
      INIT_6B => X"C0ABAA9D9EBBD2D2BFA5A5C1D1CDB7A2A8BBB7B6A38B60382819141523170D10",
      INIT_6C => X"FFFFFFFFFFDE7FEBFEFEFDFFFEFBFBFFFEFFFFFFFFFFFFFEFEFEFFFEFFFEF7E1",
      INIT_6D => X"8B767F817167719AA5BABBA78D82918BF5ECEDEEF2FAFFFFFFFFFFFFFEFFFFFF",
      INIT_6E => X"A4BFD5D1BCA3A7C1D0CAB598A1BECABC9F899C7E5A392016111530347AC59F78",
      INIT_6F => X"FFAC94FFFFFEFEFFFCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7D6ABA9ABAFA2",
      INIT_70 => X"75808F9EA7BCBBAA9799A7A3FBF8F3F7FAFCFDFAFAFCFDFEFEFEFFFEFFFEFEFF",
      INIT_71 => X"BCA1A7C2CFC9B49BA3C2CDC1A58FA39E5C2E242C41617CB0B69E899292878974",
      INIT_72 => X"FFFFFCFCFFFFFFFFFDFEFDFDFFFFFFFFFFFFF2ECE1C8B2A5A3AAAEA0A4BFD3CE",
      INIT_73 => X"A8BBBCA598A2B4AEFEF7F1F2F1F2F4F2F3F9FEFDFCFCFCFDFFFFFEFFF87EB6FF",
      INIT_74 => X"CFC8B29DAFCBC9A5795B4C342D495B719BBDC5A6938B908F878A8680869B9C9F",
      INIT_75 => X"FFFEFDFFFFFFFFFFFFFFFFF7F0ECDDD5C1A8ACA9A5ACAB9CA4C0D0CBB99FA8C3",
      INIT_76 => X"8C9BB2AFF8F2F4F0EDEFF1EEEEF6FBFBFBFBFCFEFFFEFEFFD672E4FFFDFDFEFF",
      INIT_77 => X"54422D2D3930465F6E7F8AA8BDAEA0958E8C889292968B869FA2A0A1A7B9B89F",
      INIT_78 => X"FFFDFCF5ECEDE1CED6DBD1B799A1AFAAA5ACA99CA4C1D1C9B79EAAC4D1C8B181",
      INIT_79 => X"F6F7F5F3F5F5F5F2F5FAFFFFFEFCFEFFFFFFFFFF9F88FEFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"5E7B7C89879D97847A7582818B938B9793928A94A5A1A19CA0B2B0998594AAA8",
      INIT_7B => X"C8B5A2BBD0D8C9B092A4B1ABA6AAA99AA6C3D1C9B198AAC5D2CA9042373E524D",
      INIT_7C => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF665BEFFFFFFFFFDFEFDF7E9DDD1D4D9D3",
      INIT_7D => X"4E515A5463777887819388939E90919BA4A19E9797A8A7928692A5A4FAFDFEFF",
      INIT_7E => X"D1D5CAB09AAAB2ACA7AEAB9EABC6D1C6AC97ADC8D4CD9A483C3E38505354514E",
      INIT_7F => X"FCFCFEFEFEFEFFFFFFFFFFC053ECFEF5EDE4E3E7E2CEB9A3A8C6D4D2C09E9FBF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"566A817E8C8D9295958C9795A3A39E9594A5A28E8795A6A2FEFCF9F6F6F7F8F9",
      INIT_01 => X"99A9B1ABA7AEA79CB0C9D3C5AA97B1CAD3C6B19B949B835934262533363D3E4D",
      INIT_02 => X"FCFEFFFFFFFFFF7192F8E2C5A8ACC5CFD1C09F8CACC7D2CFB9979EC1D1D4C9AF",
      INIT_03 => X"969AAA9D99949294A5A4A19998A9A5918999A8A5F0DDCAC9CED3D9E1E9F1F5F9",
      INIT_04 => X"A5AEA69FB3CAD0C2A898B2CED2C4A9A0B9CECFBB9D8A693E2E30374B526E8789",
      INIT_05 => X"FFFFD950D3DEC7AA8FA1C0D2D1BD9B93B5D0D8D4BC9CA6C6D7D6CBAD9BACB1A8",
      INIT_06 => X"AC939094A5A4A19CA0B0A9938A9CACA8BCB7BEC7D0D8E0E8F0F7FAFEFFFDFFFF",
      INIT_07 => X"B3C7CCBDA199B7D0D4C4A9A2B4C8C8B2979FBCC39D6C4D3A566E7D99A8AFAFB8",
      INIT_08 => X"CAD3C1A487A0C1D3D3C1A19BBCD5DCD4BA98AACAD9D9CAAB9BACB1A7A6AFA8A1",
      INIT_09 => X"A29F9CA2ABBDB59B8C9DAEA8BDC9CED6DDE6ECF1F7FDFFFFFFFFFFFFFFF87A7B",
      INIT_0A => X"9D96B4CDCEBEA49FB6CAC9B1979EBECCC5AA99A1A2949D98A9B6C6C2AA968F93",
      INIT_0B => X"82A3C3D4D3C2A19DC0D7DCD2B89BACCBD7D5C6A69AABAEA4A7B0AA9FB4C7CBBA",
      INIT_0C => X"B3C4BBA392A2B1A9CED9E1E5EBEFF4FAFCFFFFFFFEFFFFFCF499547AD1DAC6A2",
      INIT_0D => X"CFBFA29FB6C7C4AF97A1BFCEC1A69BB8CFD0B9A2A2B8C8C3A9969396A19B9CA3",
      INIT_0E => X"CEB9989ABED6DAD1B39AB1CCD7D3C1A09BAEAEA4A8B2A9A0B8CAD0BC9F98B7CB",
      INIT_0F => X"9BACB4A9DDE8EEF1F5F9FDFFFFFFFEFFFFFCF4E199644B9CD7D8C7A48BA4C5D2",
      INIT_10 => X"B6C6C4AD99A3C0CDC2A69CB4C6C6B09CA3BDCAC3A99A979BA2999AA0B3C3B9A9",
      INIT_11 => X"BED6DAD0AF98B2C9D4CEBA9899ABABA3ABB1A6A0BACCCEB79B9BBCCECFBCA1A0",
      INIT_12 => X"EDF4F9FDFEFFFFFFFFFFFCF5ECE2D5BC5D5057C0D8D2C19A89ACCAD7D1B8969C",
      INIT_13 => X"94A6C1CBBA9F98B2C4C4AD9AA4BECAC0A695969CA399999FB3C2BCA9A1AFB8AC",
      INIT_14 => X"AD99B7CFD7CFBA9799A8A5A0AFB6A7A5BFD0CEB79A9DBBCECBB79B9EB8C6C1A9",
      INIT_15 => X"FFFFFFFFF8EAD1C1CBD3D1A9465582CED3CEB88F88B3CDD8D0B999A3C3D9DCD1",
      INIT_16 => X"B39398B5C6C4AE9DA9C2CDC1A899989EA49A999CB0C0B9A6A3B6C1B9FAFCFEFF",
      INIT_17 => X"D7D1BB9796A3A1A0B2B7A7A5C0D2D1BB9FA1BFD2CEB79AA0BAC7BEA190A6C3C7",
      INIT_18 => X"C79E90AFCBD7D4834C61ABCACFCAB2898BB6D1D8CEB69AA6C6D7D9CBA497B7CF",
      INIT_19 => X"C4C0AD9FACC2CCBCA598969AA29A979AB1BEB8A4A4BDC8BEFFFFFFFFFBF6EFE2",
      INIT_1A => X"96A39B9DB1B5A4A5C2D2CDB89EA5C0D3CFB79CA3BDC8BA9F90A9C4C7B1959BB6",
      INIT_1B => X"CFD8C6586E74BACAD0C7AE8493C1D7DACEB19AAECBD9DAC9A098B8CFD8CEB791",
      INIT_1C => X"ABC0C9BCA49A989DA69D9CA2B6C1B9A6A7BECBC2F9F0DDD3CDCECDC5AB8C99BB",
      INIT_1D => X"AFB4A3A9C6D2CCB39AA8C4D1CFB69BA8BDC6B79C91ADC4C7B499A1B9C7C1AD9E",
      INIT_1E => X"8390BBCED1C9AE859AC4D7DACBAB93ACCBDAD9C7A59EBCD2D8CDB5929EA7A19F",
      INIT_1F => X"A49E9DA3AAA3A1A7BCC7BEABABC0CDC4D3B58A93B4CACFC9B08CA0C3D5DEA25B",
      INIT_20 => X"C7D3CAB19BACC8D3CDB59CA7BDC6B89F97B0C4C5AE94A4BECAC2AC99A6BEC7B9",
      INIT_21 => X"D0C7A784A1C8D8D8C8A492B1CFDBDAC4A1A0BFD2D7CEB296A4ADA3A0B0B1A1A9",
      INIT_22 => X"AAA3A5AABCC7BDADB1C3CEC3C1AE8496B7C9CDC7AB8DA8C7DBD5719687A4C2D0",
      INIT_23 => X"9EB1CBD7CDB49BAAC0C9BA9F9FB7C7C5A892A1BDCAC3AE9BA8BFC9BBA39EA0A6",
      INIT_24 => X"A9CADADAC9A596B7D0DBD9C3A0A7C7D7DCCFB396A7AEA39CACAB9EAFCAD3C8B0",
      INIT_25 => X"BFCAC0ACB0C5CFC2BDA483A3C2CDCCC3A58BABCDDCB486A87BA4C4D2CEC09E84",
      INIT_26 => X"CCB099AEC1C7B79BA0BCCCC8AC98A1BDCAC4AE9CADC5CCBEA69D9EA4A9A2A5AA",
      INIT_27 => X"C49C8FB6CFDAD5BF9BA9CAD9DBCEAE94AEB5A79BA7A59DB2CDD3C4AA9DB6CED8",
      INIT_28 => X"B0C7D2C4C5A890B3CBD4CEBF9A85A9CDD298B3A37EA6C6D0CCBD9682AAC9D8D6",
      INIT_29 => X"C3C6B59AA2BED1CDB49CA3BECBC3AE9FB2CBCFBDA3989DA6AAA3A7AEC8CFC2AD",
      INIT_2A => X"D2DAD5BB97ABC8D7D9CBAA94A8ADA49EA7A097B1CDD3C6AB9FB7CED4C6A999AF",
      INIT_2B => X"C7A89BBDD0D3CEBD998AAECEBB9BC89B84ADC9D1CBB99086B3D0DCD5C19A98BD",
      INIT_2C => X"A4C1D1CCAF95A8C6D0C5ACA1B7CBCFBEA19DA0A7ABA4A6B4C9D3C3ACAEC6D2C5",
      INIT_2D => X"9AAFCDD9D9CBAA88959B919BA9A097B6CED6C9ADA0B8CDD1C3A598B0C5C6B098",
      INIT_2E => X"D8D9D2BE958CB2C099B7C28E88AFC9D0C8B38783B1D1DAD4BB95A0C5DAE1D7BA",
      INIT_2F => X"AB96AFCBD3C6ADA4BBD0D0BEA29EA2A7A89FA3B3CBD4C5AEAFC8D4C6C4A19FC4",
      INIT_30 => X"D9CAA892A2A49DA3ACA29CB7CDD3C4A99FB9CED1C1A298B1C2BEA890A3C3D1CA",
      INIT_31 => X"9494BAA99BCCBE8D8DB3CCD0C7AE8587B4D3DBD1B78D9EC4D9DFD5B499B5D0DC",
      INIT_32 => X"D1C2A9A7C1D6D4C1A39EA1A7A6A0A5B4CBD3C2AAABC6D3C3C29DA1C6D9DAD3BE",
      INIT_33 => X"ACAEA2A8B1A59DB8CBD0BFA4A1BACFCEBC9B97B0C1BBA18EA3C3D0C6A895B1CD",
      INIT_34 => X"C1D9BD8D91B6CDD0C5AC828DB9D4D8CCB2899DC2D7DBCFAE9ABAD5DEDCC9A69A",
      INIT_35 => X"D0DFDED0BBB7B9C0BEBBBFC8DADFD3BEBFD4DBCFBD939FC5D6D6D0B9909DB996",
      INIT_36 => X"C4BCB5CAD8D9CCB6B7CCDBDBCAB4B4C7D0CCB8ACBFD5DCD2BDB3C7DADED2BFBC",
      INIT_37 => X"AECBDADAD1BF9FA9CCDDE0D6BDA1B4D0DFE2D8BEB2CCDFE5E4D6BAB6C3C4BABE",
      INIT_38 => X"00000000000000000000000000000000CFB1B9D3DEE0DAC7A0B3ADB8E4E0CCA8",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_G_Rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_G_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_G_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
