Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 14:42:38 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_drc -file canny_edge_drc_routed.rpt -pb canny_edge_drc_routed.pb -rpx canny_edge_drc_routed.rpx
| Design       : canny_edge
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_canny_edge
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 17
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 8          |
| DPOP-1 | Warning  | PREG Output pipelining | 8          |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp41_reg_2938_reg input GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp41_reg_2938_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp44_reg_3013_reg input GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp44_reg_3013_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp46_reg_3018_reg input GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp46_reg_3018_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp68_reg_3043_reg input GaussianBlur_U0/grp_Filter2D_1_fu_84/tmp68_reg_3043_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP Sobel_1_U0/grp_Filter2D_fu_96/p_Val2_94_1_1_reg_1731_reg input Sobel_1_U0/grp_Filter2D_fu_96/p_Val2_94_1_1_reg_1731_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP Sobel_1_U0/grp_Filter2D_fu_96/tmp24_reg_1746_reg input Sobel_1_U0/grp_Filter2D_fu_96/tmp24_reg_1746_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP Sobel_U0/grp_Filter2D_fu_96/p_Val2_94_1_1_reg_1731_reg input Sobel_U0/grp_Filter2D_fu_96/p_Val2_94_1_1_reg_1731_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP Sobel_U0/grp_Filter2D_fu_96/tmp24_reg_1746_reg input Sobel_U0/grp_Filter2D_fu_96/tmp24_reg_1746_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP Block_Mat_exit29637_U0/canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg output Block_Mat_exit29637_U0/canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_am_addtde_U36/canny_edge_am_addtde_DSP48_12_U/m_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_am_addtde_U36/canny_edge_am_addtde_DSP48_12_U/m_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U23/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U23/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U27/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U27/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U28/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_mukbM_U28/canny_edge_mul_mukbM_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_muncg_U26/canny_edge_mul_muncg_DSP48_6_U/p_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_muncg_U26/canny_edge_mul_muncg_DSP48_6_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_muncg_U29/canny_edge_mul_muncg_DSP48_6_U/p_reg_reg output GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_mul_muncg_U29/canny_edge_mul_muncg_DSP48_6_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP Loop_2_proc_U0/canny_edge_mul_muJfO_U119/canny_edge_mul_muJfO_DSP48_20_U/p_reg_reg output Loop_2_proc_U0/canny_edge_mul_muJfO_U119/canny_edge_mul_muJfO_DSP48_20_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


