
---------- Begin Simulation Statistics ----------
final_tick                               129722758000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390021                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664532                       # Number of bytes of host memory used
host_op_rate                                   394322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.40                       # Real time elapsed on the host
host_tick_rate                              505946120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129723                       # Number of seconds simulated
sim_ticks                                129722758000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.297228                       # CPI: cycles per instruction
system.cpu.discardedOps                        976793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        12868550                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.770875                       # IPC: instructions per cycle
system.cpu.numCycles                        129722758                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       116854208                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2163                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       353098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       706894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            129                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6508172                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5099621                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349115                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4087056                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4079596                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.817473                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312691                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102897                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572794                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37435                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43512469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43512469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43521075                       # number of overall hits
system.cpu.dcache.overall_hits::total        43521075                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366754                       # number of overall misses
system.cpu.dcache.overall_misses::total        366754                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14390471000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14390471000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14390471000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14390471000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43879077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43879077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43887829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43887829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008357                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39253.019574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39253.019574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39237.393457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39237.393457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       343886                       # number of writebacks
system.cpu.dcache.writebacks::total            343886                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       347813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       347813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       347920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       347920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13123519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13123519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13130202000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13130202000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007927                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37731.536774                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37731.536774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37739.141182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37739.141182                       # average overall mshr miss latency
system.cpu.dcache.replacements                 347664                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37259315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37259315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       298963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        298963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12050720000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12050720000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37558278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37558278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40308.399367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40308.399367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       286286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       286286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11165132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11165132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38999.923154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38999.923154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6253154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6253154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        67645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2339751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2339751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34588.676177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34588.676177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        61527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        61527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1958387000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1958387000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31829.717035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31829.717035                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8606                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8606                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          146                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016682                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6683000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6683000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 62457.943925                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62457.943925                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.975501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43869327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            347920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.090271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.975501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44236081                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44236081                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48940558                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40585831                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6267261                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     15185973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15185973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15185973                       # number of overall hits
system.cpu.icache.overall_hits::total        15185973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5879                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5879                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5879                       # number of overall misses
system.cpu.icache.overall_misses::total          5879                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    222831000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222831000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    222831000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222831000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15191852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15191852                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15191852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15191852                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37902.874639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37902.874639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37902.874639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37902.874639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5431                       # number of writebacks
system.cpu.icache.writebacks::total              5431                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5879                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5879                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5879                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5879                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211073000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211073000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000387                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000387                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000387                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000387                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35902.874639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35902.874639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35902.874639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35902.874639                       # average overall mshr miss latency
system.cpu.icache.replacements                   5431                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15185973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15185973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5879                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5879                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    222831000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222831000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15191852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15191852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37902.874639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37902.874639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5879                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211073000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211073000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35902.874639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35902.874639                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.407023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15191852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5879                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2584.087770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.407023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.873842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.873842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15197731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15197731                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 129722758000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 5081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               345748                       # number of demand (read+write) hits
system.l2.demand_hits::total                   350829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5081                       # number of overall hits
system.l2.overall_hits::.cpu.data              345748                       # number of overall hits
system.l2.overall_hits::total                  350829                       # number of overall hits
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2172                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2970                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data              2172                       # number of overall misses
system.l2.overall_misses::total                  2970                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    230473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        313450000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    230473000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       313450000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           347920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               353799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          347920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              353799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.135737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.006243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.135737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.006243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103981.203008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106110.957643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105538.720539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103981.203008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106110.957643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105538.720539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  10                       # number of writebacks
system.l2.writebacks::total                        10                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    186578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253521000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    186578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253521000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.135567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.006223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.135567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.006223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008372                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83993.726474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86179.214781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85591.154625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83993.726474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86179.214781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85591.154625                       # average overall mshr miss latency
system.l2.replacements                            205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       343886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           343886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       343886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       343886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4911                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4911                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             59690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1853                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    196377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     196377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         61543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.030109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105977.873718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105977.873718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    159317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.030109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85977.873718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85977.873718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.135737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.135737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103981.203008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103981.203008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.135567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.135567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83993.726474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83993.726474                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        286058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            286058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       286377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        286377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106884.012539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106884.012539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        87375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        87375                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2693.127810                       # Cycle average of tags in use
system.l2.tags.total_refs                      704712                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    235.847390                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.250470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       655.419279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2022.458062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.160014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.493764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.657502                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2783                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.679443                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1412450                       # Number of tag accesses
system.l2.tags.data_accesses                  1412450                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42180                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5924                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       20                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5924                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   20                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  379136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   17344239000                       # Total gap between requests
system.mem_ctrls.avgGap                    5835881.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       102016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       275840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 786415.595635115984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2126380.939264334738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1594                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           20                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48059500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    140142500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30150.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32365.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       102016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       277120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        379136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       102016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       102016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         1280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          797                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            10                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       786416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2136248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2922664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       786416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       786416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         9867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            9867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         9867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       786416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2136248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2932531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5904                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                77502000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              29520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          188202000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13127.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31877.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1249                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   302.526821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   220.432228                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.337704                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          705     56.45%     56.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          239     19.14%     75.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           67      5.36%     80.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           53      4.24%     85.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           24      1.92%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      1.20%     88.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      1.76%     90.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          124      9.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1249                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                377856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.912797                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4662420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2478135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21120120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10239902400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2587190100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  47634852960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60490206135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.303732                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 123814759500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4331600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1576398500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4255440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2261820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21034440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10239902400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2585892210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  47635945920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60489292230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.296687                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 123817685500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4331600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1573472500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1109                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1853                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1853                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6011                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6011                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       380416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  380416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2962                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3129000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27732000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            292256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       343896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5879                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       286377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17189                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1043504                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1060693                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1447680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88551168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               89998848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             205                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           354004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080361                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 351709     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2293      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             354004                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 129722758000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2104162000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29398996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1739606993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
