Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon May  1 23:38:57 2023
| Host         : LAPTOP-OF4B8OJA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_test_timing_summary_routed.rpt -rpx display_test_timing_summary_routed.rpx -warn_on_violation
| Design       : display_test
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: dp/ss/css/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.709        0.000                      0                   34        0.229        0.000                      0                   34        2.633        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
dp/vgam/cv/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga       {0.000 12.500}     25.000          40.000          
  clkfbout_clk_vga      {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dp/vgam/cv/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_clk_vga            14.709        0.000                      0                   34        0.229        0.000                      0                   34       12.000        0.000                       0                    25  
  clkfbout_clk_vga                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dp/vgam/cv/inst/clk_in
  To Clock:  dp/vgam/cv/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dp/vgam/cv/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dp/vgam/cv/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       14.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vp/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.988ns (19.540%)  route 8.186ns (80.460%))
  Logic Levels:           10  (LUT3=1 LUT6=9)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.368ns = ( 21.632 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.830ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.706    -3.830    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDCE (Prop_fdce_C_Q)         0.518    -3.312 r  dp/vgam/vc/cnt_v_reg[5]/Q
                         net (fo=17, routed)          1.198    -2.114    dp/vgam/vc/cnt_v_reg[5]
    SLICE_X73Y68         LUT6 (Prop_lut6_I0_O)        0.124    -1.990 f  dp/vgam/vc/vga_rgb_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.554    -1.436    dp/vgam/vc/vga_rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X73Y66         LUT6 (Prop_lut6_I0_O)        0.124    -1.312 r  dp/vgam/vc/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.441    -0.870    dp/vgam/vc/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X73Y65         LUT6 (Prop_lut6_I0_O)        0.124    -0.746 r  dp/vgam/vc/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=39, routed)          0.859     0.112    dp/vgam/vc/pix_data_reg[11]
    SLICE_X72Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.236 f  dp/vgam/vc/pix_data[11]_i_114/O
                         net (fo=1, routed)           0.799     1.036    dp/vgam/vc/pix_data[11]_i_114_n_0
    SLICE_X73Y67         LUT6 (Prop_lut6_I3_O)        0.124     1.160 r  dp/vgam/vc/pix_data[11]_i_77/O
                         net (fo=2, routed)           0.959     2.119    dp/vgam/vc/pix_data[11]_i_77_n_0
    SLICE_X75Y67         LUT3 (Prop_lut3_I0_O)        0.152     2.271 f  dp/vgam/vc/pix_data[11]_i_28/O
                         net (fo=16, routed)          1.355     3.625    dp/vgam/vc/pix_data[11]_i_28_n_0
    SLICE_X76Y63         LUT6 (Prop_lut6_I2_O)        0.326     3.951 r  dp/vgam/vc/pix_data[11]_i_46/O
                         net (fo=1, routed)           0.875     4.826    dp/vgam/vc/pix_data[11]_i_46_n_0
    SLICE_X76Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  dp/vgam/vc/pix_data[11]_i_10/O
                         net (fo=1, routed)           0.466     5.416    dp/vgam/vc/pix_data[11]_i_10_n_0
    SLICE_X76Y64         LUT6 (Prop_lut6_I2_O)        0.124     5.540 r  dp/vgam/vc/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.680     6.220    dp/vgam/vc/pix_data[11]_i_2_n_0
    SLICE_X76Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.344 r  dp/vgam/vc/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     6.344    dp/vgam/vp/p_0_in_0[0]
    SLICE_X76Y64         FDCE                                         r  dp/vgam/vp/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.589    21.632    dp/vgam/vp/clk_out
    SLICE_X76Y64         FDCE                                         r  dp/vgam/vp/pix_data_reg[11]/C
                         clock pessimism             -0.483    21.149    
                         clock uncertainty           -0.173    20.976    
    SLICE_X76Y64         FDCE (Setup_fdce_C_D)        0.077    21.053    dp/vgam/vp/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         21.053    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 14.709    

Slack (MET) :             19.673ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.193ns (24.134%)  route 3.750ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.371ns = ( 21.629 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.521     1.115    dp/vgam/vc/cnt_v0
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.586    21.629    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[5]/C
                         clock pessimism             -0.499    21.130    
                         clock uncertainty           -0.173    20.957    
    SLICE_X74Y67         FDCE (Setup_fdce_C_CE)      -0.169    20.788    dp/vgam/vc/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         20.788    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 19.673    

Slack (MET) :             19.673ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.193ns (24.134%)  route 3.750ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.371ns = ( 21.629 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.521     1.115    dp/vgam/vc/cnt_v0
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.586    21.629    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[8]/C
                         clock pessimism             -0.499    21.130    
                         clock uncertainty           -0.173    20.957    
    SLICE_X74Y67         FDCE (Setup_fdce_C_CE)      -0.169    20.788    dp/vgam/vc/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         20.788    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 19.673    

Slack (MET) :             19.758ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.193ns (24.667%)  route 3.643ns (75.333%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.414     1.008    dp/vgam/vc/cnt_v0
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[10]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X73Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 19.758    

Slack (MET) :             19.758ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.193ns (24.667%)  route 3.643ns (75.333%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.414     1.008    dp/vgam/vc/cnt_v0
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[3]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X73Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 19.758    

Slack (MET) :             19.758ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.193ns (24.667%)  route 3.643ns (75.333%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.414     1.008    dp/vgam/vc/cnt_v0
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[9]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X73Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 19.758    

Slack (MET) :             19.759ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.193ns (24.667%)  route 3.643ns (75.333%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.372ns = ( 21.628 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.414     1.008    dp/vgam/vc/cnt_v0
    SLICE_X72Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.585    21.628    dp/vgam/vc/clk_out
    SLICE_X72Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[7]/C
                         clock pessimism             -0.483    21.145    
                         clock uncertainty           -0.173    20.972    
    SLICE_X72Y66         FDCE (Setup_fdce_C_CE)      -0.205    20.767    dp/vgam/vc/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         20.767    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 19.759    

Slack (MET) :             19.807ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.193ns (24.922%)  route 3.594ns (75.078%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.364     0.959    dp/vgam/vc/cnt_v0
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[0]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X72Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 19.807    

Slack (MET) :             19.807ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.193ns (24.922%)  route 3.594ns (75.078%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.364     0.959    dp/vgam/vc/cnt_v0
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[1]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X72Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 19.807    

Slack (MET) :             19.807ns  (required time - arrival time)
  Source:                 dp/vgam/vc/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out_clk_vga rise@25.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.193ns (24.922%)  route 3.594ns (75.078%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.373ns = ( 21.627 - 25.000 ) 
    Source Clock Delay      (SCD):    -3.828ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.708    -3.828    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.419    -3.409 r  dp/vgam/vc/cnt_h_reg[4]/Q
                         net (fo=29, routed)          1.140    -2.269    dp/vgam/vc/cnt_h_reg_n_0_[4]
    SLICE_X72Y64         LUT5 (Prop_lut5_I3_O)        0.296    -1.973 r  dp/vgam/vc/cnt_h[5]_i_3/O
                         net (fo=3, routed)           1.215    -0.758    dp/vgam/vc/cnt_h[5]_i_3_n_0
    SLICE_X72Y65         LUT5 (Prop_lut5_I0_O)        0.152    -0.606 r  dp/vgam/vc/cnt_h[10]_i_2/O
                         net (fo=2, routed)           0.875     0.269    dp/vgam/vc/cnt_h[10]_i_2_n_0
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.326     0.595 r  dp/vgam/vc/cnt_v[10]_i_1/O
                         net (fo=11, routed)          0.364     0.959    dp/vgam/vc/cnt_v0
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     25.000    25.000 r  
    Y18                  IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          1.181    26.181    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    18.326 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    19.952    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.043 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          1.584    21.627    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/C
                         clock pessimism             -0.483    21.144    
                         clock uncertainty           -0.173    20.971    
    SLICE_X72Y67         FDCE (Setup_fdce_C_CE)      -0.205    20.766    dp/vgam/vc/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 19.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.380%)  route 0.155ns (42.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.610 r  dp/vgam/vc/cnt_v_reg[5]/Q
                         net (fo=17, routed)          0.155    -0.455    dp/vgam/vc/cnt_v_reg[5]
    SLICE_X74Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.410 r  dp/vgam/vc/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.410    dp/vgam/vc/p_0_in[6]
    SLICE_X74Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.731    dp/vgam/vc/clk_out
    SLICE_X74Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[6]/C
                         clock pessimism             -0.028    -0.759    
    SLICE_X74Y66         FDCE (Hold_fdce_C_D)         0.120    -0.639    dp/vgam/vc/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_h_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.505%)  route 0.190ns (50.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  dp/vgam/vc/cnt_h_reg[2]/Q
                         net (fo=22, routed)          0.190    -0.443    dp/vgam/vc/cnt_h_reg_n_0_[2]
    SLICE_X72Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.398 r  dp/vgam/vc/cnt_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    dp/vgam/vc/cnt_h[6]
    SLICE_X72Y63         FDCE                                         r  dp/vgam/vc/cnt_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.732    dp/vgam/vc/clk_out
    SLICE_X72Y63         FDCE                                         r  dp/vgam/vc/cnt_h_reg[6]/C
                         clock pessimism             -0.027    -0.759    
    SLICE_X72Y63         FDCE (Hold_fdce_C_D)         0.092    -0.667    dp/vgam/vc/cnt_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.176%)  route 0.200ns (51.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X73Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  dp/vgam/vc/cnt_h_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.433    dp/vgam/vc/cnt_h_reg_n_0_[7]
    SLICE_X72Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.388 r  dp/vgam/vc/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    dp/vgam/vc/cnt_h[8]
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.732    dp/vgam/vc/clk_out
    SLICE_X72Y64         FDCE                                         r  dp/vgam/vc/cnt_h_reg[8]/C
                         clock pessimism             -0.027    -0.759    
    SLICE_X72Y64         FDCE (Hold_fdce_C_D)         0.092    -0.667    dp/vgam/vc/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.175%)  route 0.196ns (50.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.776    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.635 r  dp/vgam/vc/cnt_v_reg[2]/Q
                         net (fo=15, routed)          0.196    -0.438    dp/vgam/vc/cnt_v_reg[2]
    SLICE_X72Y67         LUT4 (Prop_lut4_I2_O)        0.049    -0.389 r  dp/vgam/vc/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    dp/vgam/vc/p_0_in[2]
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.735    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/C
                         clock pessimism             -0.041    -0.776    
    SLICE_X72Y67         FDCE (Hold_fdce_C_D)         0.104    -0.672    dp/vgam/vc/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.595%)  route 0.205ns (52.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X72Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  dp/vgam/vc/cnt_h_reg[9]/Q
                         net (fo=10, routed)          0.205    -0.428    dp/vgam/vc/cnt_h_reg_n_0_[9]
    SLICE_X73Y65         LUT6 (Prop_lut6_I2_O)        0.045    -0.383 r  dp/vgam/vc/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    dp/vgam/vc/cnt_h[10]
    SLICE_X73Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.859    -0.733    dp/vgam/vc/clk_out
    SLICE_X73Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[10]/C
                         clock pessimism             -0.028    -0.761    
    SLICE_X73Y65         FDCE (Hold_fdce_C_D)         0.092    -0.669    dp/vgam/vc/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.568%)  route 0.213ns (50.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590    -0.773    dp/vgam/vc/clk_out
    SLICE_X74Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.609 r  dp/vgam/vc/cnt_v_reg[6]/Q
                         net (fo=13, routed)          0.213    -0.396    dp/vgam/vc/cnt_v_reg[6]
    SLICE_X74Y67         LUT6 (Prop_lut6_I4_O)        0.045    -0.351 r  dp/vgam/vc/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    dp/vgam/vc/p_0_in[8]
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.860    -0.732    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[8]/C
                         clock pessimism             -0.028    -0.760    
    SLICE_X74Y67         FDCE (Hold_fdce_C_D)         0.121    -0.639    dp/vgam/vc/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.305%)  route 0.207ns (52.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.588    -0.775    dp/vgam/vc/clk_out
    SLICE_X72Y66         FDCE                                         r  dp/vgam/vc/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  dp/vgam/vc/cnt_v_reg[7]/Q
                         net (fo=15, routed)          0.207    -0.427    dp/vgam/vc/cnt_v_reg[7]
    SLICE_X73Y67         LUT5 (Prop_lut5_I1_O)        0.045    -0.382 r  dp/vgam/vc/cnt_v[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    dp/vgam/vc/p_0_in[9]
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.735    dp/vgam/vc/clk_out
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[9]/C
                         clock pessimism             -0.027    -0.762    
    SLICE_X73Y67         FDCE (Hold_fdce_C_D)         0.091    -0.671    dp/vgam/vc/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.230%)  route 0.200ns (51.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.776    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.635 r  dp/vgam/vc/cnt_v_reg[2]/Q
                         net (fo=15, routed)          0.200    -0.435    dp/vgam/vc/cnt_v_reg[2]
    SLICE_X72Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.390 r  dp/vgam/vc/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    dp/vgam/vc/p_0_in[4]
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.735    dp/vgam/vc/clk_out
    SLICE_X72Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[4]/C
                         clock pessimism             -0.041    -0.776    
    SLICE_X72Y67         FDCE (Hold_fdce_C_D)         0.092    -0.684    dp/vgam/vc/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_v_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.801%)  route 0.211ns (50.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X74Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.610 r  dp/vgam/vc/cnt_v_reg[8]/Q
                         net (fo=11, routed)          0.211    -0.399    dp/vgam/vc/cnt_v_reg[8]
    SLICE_X73Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.354 r  dp/vgam/vc/cnt_v[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.354    dp/vgam/vc/p_0_in[10]
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.735    dp/vgam/vc/clk_out
    SLICE_X73Y67         FDCE                                         r  dp/vgam/vc/cnt_v_reg[10]/C
                         clock pessimism             -0.005    -0.740    
    SLICE_X73Y67         FDCE (Hold_fdce_C_D)         0.092    -0.648    dp/vgam/vc/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dp/vgam/vc/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dp/vgam/vc/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.512%)  route 0.232ns (55.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589    -0.774    dp/vgam/vc/clk_out
    SLICE_X72Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  dp/vgam/vc/cnt_h_reg[5]/Q
                         net (fo=29, routed)          0.232    -0.401    dp/vgam/vc/cnt_h_reg_n_0_[5]
    SLICE_X73Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  dp/vgam/vc/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    dp/vgam/vc/cnt_h[7]
    SLICE_X73Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    dp/vgam/cv/inst/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    dp/vgam/cv/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  dp/vgam/cv/inst/clkout1_buf/O
                         net (fo=23, routed)          0.859    -0.733    dp/vgam/vc/clk_out
    SLICE_X73Y65         FDCE                                         r  dp/vgam/vc/cnt_h_reg[7]/C
                         clock pessimism             -0.028    -0.761    
    SLICE_X73Y65         FDCE (Hold_fdce_C_D)         0.091    -0.670    dp/vgam/vc/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   dp/vgam/cv/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X76Y64    dp/vgam/vp/pix_data_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X73Y65    dp/vgam/vc/cnt_h_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y64    dp/vgam/vc/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y65    dp/vgam/vc/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y64    dp/vgam/vc/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         25.000      24.000     SLICE_X72Y65    dp/vgam/vc/cnt_h_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X73Y65    dp/vgam/vc/cnt_h_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y64    dp/vgam/vc/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y65    dp/vgam/vc/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y64    dp/vgam/vc/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y65    dp/vgam/vc/cnt_h_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X73Y65    dp/vgam/vc/cnt_h_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y64    dp/vgam/vc/cnt_h_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y67    dp/vgam/vc/cnt_v_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X73Y67    dp/vgam/vc/cnt_v_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y67    dp/vgam/vc/cnt_v_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y67    dp/vgam/vc/cnt_v_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X73Y67    dp/vgam/vc/cnt_v_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y67    dp/vgam/vc/cnt_v_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X73Y67    dp/vgam/vc/cnt_v_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X76Y64    dp/vgam/vp/pix_data_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X76Y64    dp/vgam/vp/pix_data_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         12.500      12.000     SLICE_X72Y63    dp/vgam/vc/cnt_h_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dp/vgam/cv/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   dp/vgam/cv/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  dp/vgam/cv/inst/plle2_adv_inst/CLKFBOUT



