// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: dual_ram.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altsyncram ADDRESS_REG_B="CLOCK0" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_B="BYPASS" DEVICE_FAMILY="Cyclone II" INDATA_REG_B="CLOCK0" NUMWORDS_A=12288 NUMWORDS_B=12288 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="UNREGISTERED" OUTDATA_REG_B="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" READ_DURING_WRITE_MODE_MIXED_PORTS="OLD_DATA" WIDTH_A=16 WIDTH_B=16 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTHAD_A=14 WIDTHAD_B=14 WRCONTROL_WRADDRESS_REG_B="CLOCK0" address_a address_b clock0 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 13.0 cbx_altsyncram 2013:06:12:18:03:33:SJ cbx_cycloneii 2013:06:12:18:03:33:SJ cbx_lpm_add_sub 2013:06:12:18:03:33:SJ cbx_lpm_compare 2013:06:12:18:03:33:SJ cbx_lpm_decode 2013:06:12:18:03:33:SJ cbx_lpm_mux 2013:06:12:18:03:33:SJ cbx_mgl 2013:06:12:18:33:59:SJ cbx_stratix 2013:06:12:18:03:33:SJ cbx_stratixii 2013:06:12:18:03:33:SJ cbx_stratixiii 2013:06:12:18:03:33:SJ cbx_stratixv 2013:06:12:18:03:33:SJ cbx_util_mgl 2013:06:12:18:03:33:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone II" LPM_DECODES=3 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:03:33:SJ cbx_lpm_add_sub 2013:06:12:18:03:33:SJ cbx_lpm_compare 2013:06:12:18:03:33:SJ cbx_lpm_decode 2013:06:12:18:03:33:SJ cbx_mgl 2013:06:12:18:33:59:SJ cbx_stratix 2013:06:12:18:03:33:SJ cbx_stratixii 2013:06:12:18:03:33:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  dual_ram_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode623w;
	wire  [2:0]  w_anode636w;
	wire  [2:0]  w_anode644w;
	wire  [2:0]  w_anode652w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode652w[2], w_anode644w[2], w_anode636w[2], w_anode623w[2]},
		w_anode623w = {(w_anode623w[1] & (~ data_wire[1])), (w_anode623w[0] & (~ data_wire[0])), enable_wire},
		w_anode636w = {(w_anode636w[1] & (~ data_wire[1])), (w_anode636w[0] & data_wire[0]), enable_wire},
		w_anode644w = {(w_anode644w[1] & data_wire[1]), (w_anode644w[0] & (~ data_wire[0])), enable_wire},
		w_anode652w = {(w_anode652w[1] & data_wire[1]), (w_anode652w[0] & data_wire[0]), enable_wire};
endmodule //dual_ram_decode


//lpm_mux DEVICE_FAMILY="Cyclone II" LPM_SIZE=3 LPM_WIDTH=16 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:06:12:18:03:33:SJ cbx_mgl 2013:06:12:18:33:59:SJ  VERSION_END

//synthesis_resources = lut 32 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  dual_ram_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [47:0]  data;
	output   [15:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [47:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]  data0_wire;
	wire  [15:0]  data1_wire;
	wire  [15:0]  data2_wire;
	wire  [15:0]  result_node;

	assign
		data0_wire = (data[15:0] & {16{(~ sel[0])}}),
		data1_wire = (data[31:16] & {16{sel[0]}}),
		data2_wire = (data[47:32] & {16{sel[1]}}),
		result = result_node,
		result_node = (((data0_wire | data1_wire) & {16{(~ sel[1])}}) | data2_wire);
endmodule //dual_ram_mux

//synthesis_resources = lut 72 M4K 48 reg 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  dual_ram_altsyncram
	( 
	address_a,
	address_b,
	clock0,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [13:0]  address_a;
	input   [13:0]  address_b;
	input   clock0;
	input   [15:0]  data_a;
	input   [15:0]  data_b;
	output   [15:0]  q_a;
	output   [15:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [13:0]  address_b;
	tri1   clock0;
	tri1   [15:0]  data_a;
	tri1   [15:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_a;
	reg	[1:0]	address_reg_b;
	wire  [2:0]   wire_decode2_eq;
	wire  [2:0]   wire_decode3_eq;
	wire  [15:0]   wire_mux4_result;
	wire  [15:0]   wire_mux5_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_0portbdataout;
	wire  [0:0]   wire_ram_block1a_1portbdataout;
	wire  [0:0]   wire_ram_block1a_2portbdataout;
	wire  [0:0]   wire_ram_block1a_3portbdataout;
	wire  [0:0]   wire_ram_block1a_4portbdataout;
	wire  [0:0]   wire_ram_block1a_5portbdataout;
	wire  [0:0]   wire_ram_block1a_6portbdataout;
	wire  [0:0]   wire_ram_block1a_7portbdataout;
	wire  [0:0]   wire_ram_block1a_8portbdataout;
	wire  [0:0]   wire_ram_block1a_9portbdataout;
	wire  [0:0]   wire_ram_block1a_10portbdataout;
	wire  [0:0]   wire_ram_block1a_11portbdataout;
	wire  [0:0]   wire_ram_block1a_12portbdataout;
	wire  [0:0]   wire_ram_block1a_13portbdataout;
	wire  [0:0]   wire_ram_block1a_14portbdataout;
	wire  [0:0]   wire_ram_block1a_15portbdataout;
	wire  [0:0]   wire_ram_block1a_16portbdataout;
	wire  [0:0]   wire_ram_block1a_17portbdataout;
	wire  [0:0]   wire_ram_block1a_18portbdataout;
	wire  [0:0]   wire_ram_block1a_19portbdataout;
	wire  [0:0]   wire_ram_block1a_20portbdataout;
	wire  [0:0]   wire_ram_block1a_21portbdataout;
	wire  [0:0]   wire_ram_block1a_22portbdataout;
	wire  [0:0]   wire_ram_block1a_23portbdataout;
	wire  [0:0]   wire_ram_block1a_24portbdataout;
	wire  [0:0]   wire_ram_block1a_25portbdataout;
	wire  [0:0]   wire_ram_block1a_26portbdataout;
	wire  [0:0]   wire_ram_block1a_27portbdataout;
	wire  [0:0]   wire_ram_block1a_28portbdataout;
	wire  [0:0]   wire_ram_block1a_29portbdataout;
	wire  [0:0]   wire_ram_block1a_30portbdataout;
	wire  [0:0]   wire_ram_block1a_31portbdataout;
	wire  [0:0]   wire_ram_block1a_32portbdataout;
	wire  [0:0]   wire_ram_block1a_33portbdataout;
	wire  [0:0]   wire_ram_block1a_34portbdataout;
	wire  [0:0]   wire_ram_block1a_35portbdataout;
	wire  [0:0]   wire_ram_block1a_36portbdataout;
	wire  [0:0]   wire_ram_block1a_37portbdataout;
	wire  [0:0]   wire_ram_block1a_38portbdataout;
	wire  [0:0]   wire_ram_block1a_39portbdataout;
	wire  [0:0]   wire_ram_block1a_40portbdataout;
	wire  [0:0]   wire_ram_block1a_41portbdataout;
	wire  [0:0]   wire_ram_block1a_42portbdataout;
	wire  [0:0]   wire_ram_block1a_43portbdataout;
	wire  [0:0]   wire_ram_block1a_44portbdataout;
	wire  [0:0]   wire_ram_block1a_45portbdataout;
	wire  [0:0]   wire_ram_block1a_46portbdataout;
	wire  [0:0]   wire_ram_block1a_47portbdataout;
	wire  [1:0]  address_a_sel;
	wire  [13:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [13:0]  address_b_wire;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_b <= address_b_sel;
	dual_ram_decode   decode2
	( 
	.data(address_a_wire[13:12]),
	.enable(wren_a),
	.eq(wire_decode2_eq));
	dual_ram_decode   decode3
	( 
	.data(address_b_wire[13:12]),
	.enable(wren_b),
	.eq(wire_decode3_eq));
	dual_ram_mux   mux4
	( 
	.data({wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux4_result),
	.sel(address_reg_a));
	dual_ram_mux   mux5
	( 
	.data({wire_ram_block1a_47portbdataout[0], wire_ram_block1a_46portbdataout[0], wire_ram_block1a_45portbdataout[0], wire_ram_block1a_44portbdataout[0], wire_ram_block1a_43portbdataout[0], wire_ram_block1a_42portbdataout[0], wire_ram_block1a_41portbdataout[0], wire_ram_block1a_40portbdataout[0], wire_ram_block1a_39portbdataout[0], wire_ram_block1a_38portbdataout[0], wire_ram_block1a_37portbdataout[0], wire_ram_block1a_36portbdataout[0], wire_ram_block1a_35portbdataout[0], wire_ram_block1a_34portbdataout[0], wire_ram_block1a_33portbdataout[0], wire_ram_block1a_32portbdataout[0], wire_ram_block1a_31portbdataout[0], wire_ram_block1a_30portbdataout[0], wire_ram_block1a_29portbdataout[0], wire_ram_block1a_28portbdataout[0], wire_ram_block1a_27portbdataout[0], wire_ram_block1a_26portbdataout[0], wire_ram_block1a_25portbdataout[0], wire_ram_block1a_24portbdataout[0], wire_ram_block1a_23portbdataout[0], wire_ram_block1a_22portbdataout[0], wire_ram_block1a_21portbdataout[0], wire_ram_block1a_20portbdataout[0], wire_ram_block1a_19portbdataout[0], wire_ram_block1a_18portbdataout[0], wire_ram_block1a_17portbdataout[0], wire_ram_block1a_16portbdataout[0], wire_ram_block1a_15portbdataout[0], wire_ram_block1a_14portbdataout[0], wire_ram_block1a_13portbdataout[0], wire_ram_block1a_12portbdataout[0], wire_ram_block1a_11portbdataout[0], wire_ram_block1a_10portbdataout[0], wire_ram_block1a_9portbdataout[0], wire_ram_block1a_8portbdataout[0], wire_ram_block1a_7portbdataout[0], wire_ram_block1a_6portbdataout[0], wire_ram_block1a_5portbdataout[0], wire_ram_block1a_4portbdataout[0], wire_ram_block1a_3portbdataout[0], wire_ram_block1a_2portbdataout[0], wire_ram_block1a_1portbdataout[0], wire_ram_block1a_0portbdataout[0]}),
	.result(wire_mux5_result),
	.sel(address_reg_b));
	cycloneii_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block1a_0portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mixed_port_feed_through_mode = "old",
		ram_block1a_0.operation_mode = "bidir_dual_port",
		ram_block1a_0.port_a_address_width = 12,
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_0.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 4095,
		ram_block1a_0.port_a_logical_ram_depth = 12288,
		ram_block1a_0.port_a_logical_ram_width = 16,
		ram_block1a_0.port_b_address_clock = "clock0",
		ram_block1a_0.port_b_address_width = 12,
		ram_block1a_0.port_b_data_in_clock = "clock0",
		ram_block1a_0.port_b_data_width = 1,
		ram_block1a_0.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_0.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_0.port_b_first_address = 0,
		ram_block1a_0.port_b_first_bit_number = 0,
		ram_block1a_0.port_b_last_address = 4095,
		ram_block1a_0.port_b_logical_ram_depth = 12288,
		ram_block1a_0.port_b_logical_ram_width = 16,
		ram_block1a_0.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneii_ram_block",
		ram_block1a_0.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block1a_1portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mixed_port_feed_through_mode = "old",
		ram_block1a_1.operation_mode = "bidir_dual_port",
		ram_block1a_1.port_a_address_width = 12,
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_1.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 4095,
		ram_block1a_1.port_a_logical_ram_depth = 12288,
		ram_block1a_1.port_a_logical_ram_width = 16,
		ram_block1a_1.port_b_address_clock = "clock0",
		ram_block1a_1.port_b_address_width = 12,
		ram_block1a_1.port_b_data_in_clock = "clock0",
		ram_block1a_1.port_b_data_width = 1,
		ram_block1a_1.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_1.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_1.port_b_first_address = 0,
		ram_block1a_1.port_b_first_bit_number = 1,
		ram_block1a_1.port_b_last_address = 4095,
		ram_block1a_1.port_b_logical_ram_depth = 12288,
		ram_block1a_1.port_b_logical_ram_width = 16,
		ram_block1a_1.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneii_ram_block",
		ram_block1a_1.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block1a_2portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mixed_port_feed_through_mode = "old",
		ram_block1a_2.operation_mode = "bidir_dual_port",
		ram_block1a_2.port_a_address_width = 12,
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_2.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 4095,
		ram_block1a_2.port_a_logical_ram_depth = 12288,
		ram_block1a_2.port_a_logical_ram_width = 16,
		ram_block1a_2.port_b_address_clock = "clock0",
		ram_block1a_2.port_b_address_width = 12,
		ram_block1a_2.port_b_data_in_clock = "clock0",
		ram_block1a_2.port_b_data_width = 1,
		ram_block1a_2.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_2.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_2.port_b_first_address = 0,
		ram_block1a_2.port_b_first_bit_number = 2,
		ram_block1a_2.port_b_last_address = 4095,
		ram_block1a_2.port_b_logical_ram_depth = 12288,
		ram_block1a_2.port_b_logical_ram_width = 16,
		ram_block1a_2.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneii_ram_block",
		ram_block1a_2.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block1a_3portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mixed_port_feed_through_mode = "old",
		ram_block1a_3.operation_mode = "bidir_dual_port",
		ram_block1a_3.port_a_address_width = 12,
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_3.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 4095,
		ram_block1a_3.port_a_logical_ram_depth = 12288,
		ram_block1a_3.port_a_logical_ram_width = 16,
		ram_block1a_3.port_b_address_clock = "clock0",
		ram_block1a_3.port_b_address_width = 12,
		ram_block1a_3.port_b_data_in_clock = "clock0",
		ram_block1a_3.port_b_data_width = 1,
		ram_block1a_3.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_3.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_3.port_b_first_address = 0,
		ram_block1a_3.port_b_first_bit_number = 3,
		ram_block1a_3.port_b_last_address = 4095,
		ram_block1a_3.port_b_logical_ram_depth = 12288,
		ram_block1a_3.port_b_logical_ram_width = 16,
		ram_block1a_3.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneii_ram_block",
		ram_block1a_3.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block1a_4portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mixed_port_feed_through_mode = "old",
		ram_block1a_4.operation_mode = "bidir_dual_port",
		ram_block1a_4.port_a_address_width = 12,
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_4.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 4095,
		ram_block1a_4.port_a_logical_ram_depth = 12288,
		ram_block1a_4.port_a_logical_ram_width = 16,
		ram_block1a_4.port_b_address_clock = "clock0",
		ram_block1a_4.port_b_address_width = 12,
		ram_block1a_4.port_b_data_in_clock = "clock0",
		ram_block1a_4.port_b_data_width = 1,
		ram_block1a_4.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_4.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_4.port_b_first_address = 0,
		ram_block1a_4.port_b_first_bit_number = 4,
		ram_block1a_4.port_b_last_address = 4095,
		ram_block1a_4.port_b_logical_ram_depth = 12288,
		ram_block1a_4.port_b_logical_ram_width = 16,
		ram_block1a_4.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneii_ram_block",
		ram_block1a_4.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block1a_5portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mixed_port_feed_through_mode = "old",
		ram_block1a_5.operation_mode = "bidir_dual_port",
		ram_block1a_5.port_a_address_width = 12,
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_5.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 4095,
		ram_block1a_5.port_a_logical_ram_depth = 12288,
		ram_block1a_5.port_a_logical_ram_width = 16,
		ram_block1a_5.port_b_address_clock = "clock0",
		ram_block1a_5.port_b_address_width = 12,
		ram_block1a_5.port_b_data_in_clock = "clock0",
		ram_block1a_5.port_b_data_width = 1,
		ram_block1a_5.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_5.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_5.port_b_first_address = 0,
		ram_block1a_5.port_b_first_bit_number = 5,
		ram_block1a_5.port_b_last_address = 4095,
		ram_block1a_5.port_b_logical_ram_depth = 12288,
		ram_block1a_5.port_b_logical_ram_width = 16,
		ram_block1a_5.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneii_ram_block",
		ram_block1a_5.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block1a_6portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mixed_port_feed_through_mode = "old",
		ram_block1a_6.operation_mode = "bidir_dual_port",
		ram_block1a_6.port_a_address_width = 12,
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_6.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 4095,
		ram_block1a_6.port_a_logical_ram_depth = 12288,
		ram_block1a_6.port_a_logical_ram_width = 16,
		ram_block1a_6.port_b_address_clock = "clock0",
		ram_block1a_6.port_b_address_width = 12,
		ram_block1a_6.port_b_data_in_clock = "clock0",
		ram_block1a_6.port_b_data_width = 1,
		ram_block1a_6.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_6.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_6.port_b_first_address = 0,
		ram_block1a_6.port_b_first_bit_number = 6,
		ram_block1a_6.port_b_last_address = 4095,
		ram_block1a_6.port_b_logical_ram_depth = 12288,
		ram_block1a_6.port_b_logical_ram_width = 16,
		ram_block1a_6.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneii_ram_block",
		ram_block1a_6.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block1a_7portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mixed_port_feed_through_mode = "old",
		ram_block1a_7.operation_mode = "bidir_dual_port",
		ram_block1a_7.port_a_address_width = 12,
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_7.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 4095,
		ram_block1a_7.port_a_logical_ram_depth = 12288,
		ram_block1a_7.port_a_logical_ram_width = 16,
		ram_block1a_7.port_b_address_clock = "clock0",
		ram_block1a_7.port_b_address_width = 12,
		ram_block1a_7.port_b_data_in_clock = "clock0",
		ram_block1a_7.port_b_data_width = 1,
		ram_block1a_7.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_7.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_7.port_b_first_address = 0,
		ram_block1a_7.port_b_first_bit_number = 7,
		ram_block1a_7.port_b_last_address = 4095,
		ram_block1a_7.port_b_logical_ram_depth = 12288,
		ram_block1a_7.port_b_logical_ram_width = 16,
		ram_block1a_7.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneii_ram_block",
		ram_block1a_7.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block1a_8portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mixed_port_feed_through_mode = "old",
		ram_block1a_8.operation_mode = "bidir_dual_port",
		ram_block1a_8.port_a_address_width = 12,
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_8.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 4095,
		ram_block1a_8.port_a_logical_ram_depth = 12288,
		ram_block1a_8.port_a_logical_ram_width = 16,
		ram_block1a_8.port_b_address_clock = "clock0",
		ram_block1a_8.port_b_address_width = 12,
		ram_block1a_8.port_b_data_in_clock = "clock0",
		ram_block1a_8.port_b_data_width = 1,
		ram_block1a_8.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_8.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_8.port_b_first_address = 0,
		ram_block1a_8.port_b_first_bit_number = 8,
		ram_block1a_8.port_b_last_address = 4095,
		ram_block1a_8.port_b_logical_ram_depth = 12288,
		ram_block1a_8.port_b_logical_ram_width = 16,
		ram_block1a_8.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneii_ram_block",
		ram_block1a_8.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block1a_9portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mixed_port_feed_through_mode = "old",
		ram_block1a_9.operation_mode = "bidir_dual_port",
		ram_block1a_9.port_a_address_width = 12,
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_9.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 4095,
		ram_block1a_9.port_a_logical_ram_depth = 12288,
		ram_block1a_9.port_a_logical_ram_width = 16,
		ram_block1a_9.port_b_address_clock = "clock0",
		ram_block1a_9.port_b_address_width = 12,
		ram_block1a_9.port_b_data_in_clock = "clock0",
		ram_block1a_9.port_b_data_width = 1,
		ram_block1a_9.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_9.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_9.port_b_first_address = 0,
		ram_block1a_9.port_b_first_bit_number = 9,
		ram_block1a_9.port_b_last_address = 4095,
		ram_block1a_9.port_b_logical_ram_depth = 12288,
		ram_block1a_9.port_b_logical_ram_width = 16,
		ram_block1a_9.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneii_ram_block",
		ram_block1a_9.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block1a_10portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mixed_port_feed_through_mode = "old",
		ram_block1a_10.operation_mode = "bidir_dual_port",
		ram_block1a_10.port_a_address_width = 12,
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_10.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 4095,
		ram_block1a_10.port_a_logical_ram_depth = 12288,
		ram_block1a_10.port_a_logical_ram_width = 16,
		ram_block1a_10.port_b_address_clock = "clock0",
		ram_block1a_10.port_b_address_width = 12,
		ram_block1a_10.port_b_data_in_clock = "clock0",
		ram_block1a_10.port_b_data_width = 1,
		ram_block1a_10.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_10.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_10.port_b_first_address = 0,
		ram_block1a_10.port_b_first_bit_number = 10,
		ram_block1a_10.port_b_last_address = 4095,
		ram_block1a_10.port_b_logical_ram_depth = 12288,
		ram_block1a_10.port_b_logical_ram_width = 16,
		ram_block1a_10.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneii_ram_block",
		ram_block1a_10.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block1a_11portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mixed_port_feed_through_mode = "old",
		ram_block1a_11.operation_mode = "bidir_dual_port",
		ram_block1a_11.port_a_address_width = 12,
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_11.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 4095,
		ram_block1a_11.port_a_logical_ram_depth = 12288,
		ram_block1a_11.port_a_logical_ram_width = 16,
		ram_block1a_11.port_b_address_clock = "clock0",
		ram_block1a_11.port_b_address_width = 12,
		ram_block1a_11.port_b_data_in_clock = "clock0",
		ram_block1a_11.port_b_data_width = 1,
		ram_block1a_11.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_11.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_11.port_b_first_address = 0,
		ram_block1a_11.port_b_first_bit_number = 11,
		ram_block1a_11.port_b_last_address = 4095,
		ram_block1a_11.port_b_logical_ram_depth = 12288,
		ram_block1a_11.port_b_logical_ram_width = 16,
		ram_block1a_11.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneii_ram_block",
		ram_block1a_11.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block1a_12portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mixed_port_feed_through_mode = "old",
		ram_block1a_12.operation_mode = "bidir_dual_port",
		ram_block1a_12.port_a_address_width = 12,
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_12.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 4095,
		ram_block1a_12.port_a_logical_ram_depth = 12288,
		ram_block1a_12.port_a_logical_ram_width = 16,
		ram_block1a_12.port_b_address_clock = "clock0",
		ram_block1a_12.port_b_address_width = 12,
		ram_block1a_12.port_b_data_in_clock = "clock0",
		ram_block1a_12.port_b_data_width = 1,
		ram_block1a_12.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_12.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_12.port_b_first_address = 0,
		ram_block1a_12.port_b_first_bit_number = 12,
		ram_block1a_12.port_b_last_address = 4095,
		ram_block1a_12.port_b_logical_ram_depth = 12288,
		ram_block1a_12.port_b_logical_ram_width = 16,
		ram_block1a_12.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneii_ram_block",
		ram_block1a_12.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block1a_13portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mixed_port_feed_through_mode = "old",
		ram_block1a_13.operation_mode = "bidir_dual_port",
		ram_block1a_13.port_a_address_width = 12,
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_13.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 4095,
		ram_block1a_13.port_a_logical_ram_depth = 12288,
		ram_block1a_13.port_a_logical_ram_width = 16,
		ram_block1a_13.port_b_address_clock = "clock0",
		ram_block1a_13.port_b_address_width = 12,
		ram_block1a_13.port_b_data_in_clock = "clock0",
		ram_block1a_13.port_b_data_width = 1,
		ram_block1a_13.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_13.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_13.port_b_first_address = 0,
		ram_block1a_13.port_b_first_bit_number = 13,
		ram_block1a_13.port_b_last_address = 4095,
		ram_block1a_13.port_b_logical_ram_depth = 12288,
		ram_block1a_13.port_b_logical_ram_width = 16,
		ram_block1a_13.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneii_ram_block",
		ram_block1a_13.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block1a_14portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mixed_port_feed_through_mode = "old",
		ram_block1a_14.operation_mode = "bidir_dual_port",
		ram_block1a_14.port_a_address_width = 12,
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_14.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 4095,
		ram_block1a_14.port_a_logical_ram_depth = 12288,
		ram_block1a_14.port_a_logical_ram_width = 16,
		ram_block1a_14.port_b_address_clock = "clock0",
		ram_block1a_14.port_b_address_width = 12,
		ram_block1a_14.port_b_data_in_clock = "clock0",
		ram_block1a_14.port_b_data_width = 1,
		ram_block1a_14.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_14.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_14.port_b_first_address = 0,
		ram_block1a_14.port_b_first_bit_number = 14,
		ram_block1a_14.port_b_last_address = 4095,
		ram_block1a_14.port_b_logical_ram_depth = 12288,
		ram_block1a_14.port_b_logical_ram_width = 16,
		ram_block1a_14.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneii_ram_block",
		ram_block1a_14.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portawe(wire_decode2_eq[0]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block1a_15portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mixed_port_feed_through_mode = "old",
		ram_block1a_15.operation_mode = "bidir_dual_port",
		ram_block1a_15.port_a_address_width = 12,
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_15.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 4095,
		ram_block1a_15.port_a_logical_ram_depth = 12288,
		ram_block1a_15.port_a_logical_ram_width = 16,
		ram_block1a_15.port_b_address_clock = "clock0",
		ram_block1a_15.port_b_address_width = 12,
		ram_block1a_15.port_b_data_in_clock = "clock0",
		ram_block1a_15.port_b_data_width = 1,
		ram_block1a_15.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_15.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_15.port_b_first_address = 0,
		ram_block1a_15.port_b_first_bit_number = 15,
		ram_block1a_15.port_b_last_address = 4095,
		ram_block1a_15.port_b_logical_ram_depth = 12288,
		ram_block1a_15.port_b_logical_ram_width = 16,
		ram_block1a_15.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneii_ram_block",
		ram_block1a_15.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block1a_16portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mixed_port_feed_through_mode = "old",
		ram_block1a_16.operation_mode = "bidir_dual_port",
		ram_block1a_16.port_a_address_width = 12,
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_16.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_16.port_a_first_address = 4096,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 8191,
		ram_block1a_16.port_a_logical_ram_depth = 12288,
		ram_block1a_16.port_a_logical_ram_width = 16,
		ram_block1a_16.port_b_address_clock = "clock0",
		ram_block1a_16.port_b_address_width = 12,
		ram_block1a_16.port_b_data_in_clock = "clock0",
		ram_block1a_16.port_b_data_width = 1,
		ram_block1a_16.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_16.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_16.port_b_first_address = 4096,
		ram_block1a_16.port_b_first_bit_number = 0,
		ram_block1a_16.port_b_last_address = 8191,
		ram_block1a_16.port_b_logical_ram_depth = 12288,
		ram_block1a_16.port_b_logical_ram_width = 16,
		ram_block1a_16.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneii_ram_block",
		ram_block1a_16.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block1a_17portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mixed_port_feed_through_mode = "old",
		ram_block1a_17.operation_mode = "bidir_dual_port",
		ram_block1a_17.port_a_address_width = 12,
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_17.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_17.port_a_first_address = 4096,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 8191,
		ram_block1a_17.port_a_logical_ram_depth = 12288,
		ram_block1a_17.port_a_logical_ram_width = 16,
		ram_block1a_17.port_b_address_clock = "clock0",
		ram_block1a_17.port_b_address_width = 12,
		ram_block1a_17.port_b_data_in_clock = "clock0",
		ram_block1a_17.port_b_data_width = 1,
		ram_block1a_17.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_17.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_17.port_b_first_address = 4096,
		ram_block1a_17.port_b_first_bit_number = 1,
		ram_block1a_17.port_b_last_address = 8191,
		ram_block1a_17.port_b_logical_ram_depth = 12288,
		ram_block1a_17.port_b_logical_ram_width = 16,
		ram_block1a_17.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneii_ram_block",
		ram_block1a_17.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block1a_18portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mixed_port_feed_through_mode = "old",
		ram_block1a_18.operation_mode = "bidir_dual_port",
		ram_block1a_18.port_a_address_width = 12,
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_18.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_18.port_a_first_address = 4096,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 8191,
		ram_block1a_18.port_a_logical_ram_depth = 12288,
		ram_block1a_18.port_a_logical_ram_width = 16,
		ram_block1a_18.port_b_address_clock = "clock0",
		ram_block1a_18.port_b_address_width = 12,
		ram_block1a_18.port_b_data_in_clock = "clock0",
		ram_block1a_18.port_b_data_width = 1,
		ram_block1a_18.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_18.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_18.port_b_first_address = 4096,
		ram_block1a_18.port_b_first_bit_number = 2,
		ram_block1a_18.port_b_last_address = 8191,
		ram_block1a_18.port_b_logical_ram_depth = 12288,
		ram_block1a_18.port_b_logical_ram_width = 16,
		ram_block1a_18.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneii_ram_block",
		ram_block1a_18.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block1a_19portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mixed_port_feed_through_mode = "old",
		ram_block1a_19.operation_mode = "bidir_dual_port",
		ram_block1a_19.port_a_address_width = 12,
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_19.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_19.port_a_first_address = 4096,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 8191,
		ram_block1a_19.port_a_logical_ram_depth = 12288,
		ram_block1a_19.port_a_logical_ram_width = 16,
		ram_block1a_19.port_b_address_clock = "clock0",
		ram_block1a_19.port_b_address_width = 12,
		ram_block1a_19.port_b_data_in_clock = "clock0",
		ram_block1a_19.port_b_data_width = 1,
		ram_block1a_19.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_19.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_19.port_b_first_address = 4096,
		ram_block1a_19.port_b_first_bit_number = 3,
		ram_block1a_19.port_b_last_address = 8191,
		ram_block1a_19.port_b_logical_ram_depth = 12288,
		ram_block1a_19.port_b_logical_ram_width = 16,
		ram_block1a_19.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneii_ram_block",
		ram_block1a_19.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block1a_20portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mixed_port_feed_through_mode = "old",
		ram_block1a_20.operation_mode = "bidir_dual_port",
		ram_block1a_20.port_a_address_width = 12,
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_20.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_20.port_a_first_address = 4096,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 8191,
		ram_block1a_20.port_a_logical_ram_depth = 12288,
		ram_block1a_20.port_a_logical_ram_width = 16,
		ram_block1a_20.port_b_address_clock = "clock0",
		ram_block1a_20.port_b_address_width = 12,
		ram_block1a_20.port_b_data_in_clock = "clock0",
		ram_block1a_20.port_b_data_width = 1,
		ram_block1a_20.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_20.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_20.port_b_first_address = 4096,
		ram_block1a_20.port_b_first_bit_number = 4,
		ram_block1a_20.port_b_last_address = 8191,
		ram_block1a_20.port_b_logical_ram_depth = 12288,
		ram_block1a_20.port_b_logical_ram_width = 16,
		ram_block1a_20.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneii_ram_block",
		ram_block1a_20.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block1a_21portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mixed_port_feed_through_mode = "old",
		ram_block1a_21.operation_mode = "bidir_dual_port",
		ram_block1a_21.port_a_address_width = 12,
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_21.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_21.port_a_first_address = 4096,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 8191,
		ram_block1a_21.port_a_logical_ram_depth = 12288,
		ram_block1a_21.port_a_logical_ram_width = 16,
		ram_block1a_21.port_b_address_clock = "clock0",
		ram_block1a_21.port_b_address_width = 12,
		ram_block1a_21.port_b_data_in_clock = "clock0",
		ram_block1a_21.port_b_data_width = 1,
		ram_block1a_21.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_21.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_21.port_b_first_address = 4096,
		ram_block1a_21.port_b_first_bit_number = 5,
		ram_block1a_21.port_b_last_address = 8191,
		ram_block1a_21.port_b_logical_ram_depth = 12288,
		ram_block1a_21.port_b_logical_ram_width = 16,
		ram_block1a_21.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneii_ram_block",
		ram_block1a_21.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block1a_22portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mixed_port_feed_through_mode = "old",
		ram_block1a_22.operation_mode = "bidir_dual_port",
		ram_block1a_22.port_a_address_width = 12,
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_22.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_22.port_a_first_address = 4096,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 8191,
		ram_block1a_22.port_a_logical_ram_depth = 12288,
		ram_block1a_22.port_a_logical_ram_width = 16,
		ram_block1a_22.port_b_address_clock = "clock0",
		ram_block1a_22.port_b_address_width = 12,
		ram_block1a_22.port_b_data_in_clock = "clock0",
		ram_block1a_22.port_b_data_width = 1,
		ram_block1a_22.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_22.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_22.port_b_first_address = 4096,
		ram_block1a_22.port_b_first_bit_number = 6,
		ram_block1a_22.port_b_last_address = 8191,
		ram_block1a_22.port_b_logical_ram_depth = 12288,
		ram_block1a_22.port_b_logical_ram_width = 16,
		ram_block1a_22.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneii_ram_block",
		ram_block1a_22.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block1a_23portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mixed_port_feed_through_mode = "old",
		ram_block1a_23.operation_mode = "bidir_dual_port",
		ram_block1a_23.port_a_address_width = 12,
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_23.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_23.port_a_first_address = 4096,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 8191,
		ram_block1a_23.port_a_logical_ram_depth = 12288,
		ram_block1a_23.port_a_logical_ram_width = 16,
		ram_block1a_23.port_b_address_clock = "clock0",
		ram_block1a_23.port_b_address_width = 12,
		ram_block1a_23.port_b_data_in_clock = "clock0",
		ram_block1a_23.port_b_data_width = 1,
		ram_block1a_23.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_23.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_23.port_b_first_address = 4096,
		ram_block1a_23.port_b_first_bit_number = 7,
		ram_block1a_23.port_b_last_address = 8191,
		ram_block1a_23.port_b_logical_ram_depth = 12288,
		ram_block1a_23.port_b_logical_ram_width = 16,
		ram_block1a_23.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneii_ram_block",
		ram_block1a_23.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block1a_24portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mixed_port_feed_through_mode = "old",
		ram_block1a_24.operation_mode = "bidir_dual_port",
		ram_block1a_24.port_a_address_width = 12,
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_24.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_24.port_a_first_address = 4096,
		ram_block1a_24.port_a_first_bit_number = 8,
		ram_block1a_24.port_a_last_address = 8191,
		ram_block1a_24.port_a_logical_ram_depth = 12288,
		ram_block1a_24.port_a_logical_ram_width = 16,
		ram_block1a_24.port_b_address_clock = "clock0",
		ram_block1a_24.port_b_address_width = 12,
		ram_block1a_24.port_b_data_in_clock = "clock0",
		ram_block1a_24.port_b_data_width = 1,
		ram_block1a_24.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_24.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_24.port_b_first_address = 4096,
		ram_block1a_24.port_b_first_bit_number = 8,
		ram_block1a_24.port_b_last_address = 8191,
		ram_block1a_24.port_b_logical_ram_depth = 12288,
		ram_block1a_24.port_b_logical_ram_width = 16,
		ram_block1a_24.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneii_ram_block",
		ram_block1a_24.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block1a_25portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mixed_port_feed_through_mode = "old",
		ram_block1a_25.operation_mode = "bidir_dual_port",
		ram_block1a_25.port_a_address_width = 12,
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_25.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_25.port_a_first_address = 4096,
		ram_block1a_25.port_a_first_bit_number = 9,
		ram_block1a_25.port_a_last_address = 8191,
		ram_block1a_25.port_a_logical_ram_depth = 12288,
		ram_block1a_25.port_a_logical_ram_width = 16,
		ram_block1a_25.port_b_address_clock = "clock0",
		ram_block1a_25.port_b_address_width = 12,
		ram_block1a_25.port_b_data_in_clock = "clock0",
		ram_block1a_25.port_b_data_width = 1,
		ram_block1a_25.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_25.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_25.port_b_first_address = 4096,
		ram_block1a_25.port_b_first_bit_number = 9,
		ram_block1a_25.port_b_last_address = 8191,
		ram_block1a_25.port_b_logical_ram_depth = 12288,
		ram_block1a_25.port_b_logical_ram_width = 16,
		ram_block1a_25.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneii_ram_block",
		ram_block1a_25.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block1a_26portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mixed_port_feed_through_mode = "old",
		ram_block1a_26.operation_mode = "bidir_dual_port",
		ram_block1a_26.port_a_address_width = 12,
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_26.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_26.port_a_first_address = 4096,
		ram_block1a_26.port_a_first_bit_number = 10,
		ram_block1a_26.port_a_last_address = 8191,
		ram_block1a_26.port_a_logical_ram_depth = 12288,
		ram_block1a_26.port_a_logical_ram_width = 16,
		ram_block1a_26.port_b_address_clock = "clock0",
		ram_block1a_26.port_b_address_width = 12,
		ram_block1a_26.port_b_data_in_clock = "clock0",
		ram_block1a_26.port_b_data_width = 1,
		ram_block1a_26.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_26.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_26.port_b_first_address = 4096,
		ram_block1a_26.port_b_first_bit_number = 10,
		ram_block1a_26.port_b_last_address = 8191,
		ram_block1a_26.port_b_logical_ram_depth = 12288,
		ram_block1a_26.port_b_logical_ram_width = 16,
		ram_block1a_26.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneii_ram_block",
		ram_block1a_26.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block1a_27portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mixed_port_feed_through_mode = "old",
		ram_block1a_27.operation_mode = "bidir_dual_port",
		ram_block1a_27.port_a_address_width = 12,
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_27.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_27.port_a_first_address = 4096,
		ram_block1a_27.port_a_first_bit_number = 11,
		ram_block1a_27.port_a_last_address = 8191,
		ram_block1a_27.port_a_logical_ram_depth = 12288,
		ram_block1a_27.port_a_logical_ram_width = 16,
		ram_block1a_27.port_b_address_clock = "clock0",
		ram_block1a_27.port_b_address_width = 12,
		ram_block1a_27.port_b_data_in_clock = "clock0",
		ram_block1a_27.port_b_data_width = 1,
		ram_block1a_27.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_27.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_27.port_b_first_address = 4096,
		ram_block1a_27.port_b_first_bit_number = 11,
		ram_block1a_27.port_b_last_address = 8191,
		ram_block1a_27.port_b_logical_ram_depth = 12288,
		ram_block1a_27.port_b_logical_ram_width = 16,
		ram_block1a_27.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneii_ram_block",
		ram_block1a_27.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block1a_28portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mixed_port_feed_through_mode = "old",
		ram_block1a_28.operation_mode = "bidir_dual_port",
		ram_block1a_28.port_a_address_width = 12,
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_28.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_28.port_a_first_address = 4096,
		ram_block1a_28.port_a_first_bit_number = 12,
		ram_block1a_28.port_a_last_address = 8191,
		ram_block1a_28.port_a_logical_ram_depth = 12288,
		ram_block1a_28.port_a_logical_ram_width = 16,
		ram_block1a_28.port_b_address_clock = "clock0",
		ram_block1a_28.port_b_address_width = 12,
		ram_block1a_28.port_b_data_in_clock = "clock0",
		ram_block1a_28.port_b_data_width = 1,
		ram_block1a_28.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_28.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_28.port_b_first_address = 4096,
		ram_block1a_28.port_b_first_bit_number = 12,
		ram_block1a_28.port_b_last_address = 8191,
		ram_block1a_28.port_b_logical_ram_depth = 12288,
		ram_block1a_28.port_b_logical_ram_width = 16,
		ram_block1a_28.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneii_ram_block",
		ram_block1a_28.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block1a_29portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mixed_port_feed_through_mode = "old",
		ram_block1a_29.operation_mode = "bidir_dual_port",
		ram_block1a_29.port_a_address_width = 12,
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_29.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_29.port_a_first_address = 4096,
		ram_block1a_29.port_a_first_bit_number = 13,
		ram_block1a_29.port_a_last_address = 8191,
		ram_block1a_29.port_a_logical_ram_depth = 12288,
		ram_block1a_29.port_a_logical_ram_width = 16,
		ram_block1a_29.port_b_address_clock = "clock0",
		ram_block1a_29.port_b_address_width = 12,
		ram_block1a_29.port_b_data_in_clock = "clock0",
		ram_block1a_29.port_b_data_width = 1,
		ram_block1a_29.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_29.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_29.port_b_first_address = 4096,
		ram_block1a_29.port_b_first_bit_number = 13,
		ram_block1a_29.port_b_last_address = 8191,
		ram_block1a_29.port_b_logical_ram_depth = 12288,
		ram_block1a_29.port_b_logical_ram_width = 16,
		ram_block1a_29.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneii_ram_block",
		ram_block1a_29.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block1a_30portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mixed_port_feed_through_mode = "old",
		ram_block1a_30.operation_mode = "bidir_dual_port",
		ram_block1a_30.port_a_address_width = 12,
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_30.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_30.port_a_first_address = 4096,
		ram_block1a_30.port_a_first_bit_number = 14,
		ram_block1a_30.port_a_last_address = 8191,
		ram_block1a_30.port_a_logical_ram_depth = 12288,
		ram_block1a_30.port_a_logical_ram_width = 16,
		ram_block1a_30.port_b_address_clock = "clock0",
		ram_block1a_30.port_b_address_width = 12,
		ram_block1a_30.port_b_data_in_clock = "clock0",
		ram_block1a_30.port_b_data_width = 1,
		ram_block1a_30.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_30.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_30.port_b_first_address = 4096,
		ram_block1a_30.port_b_first_bit_number = 14,
		ram_block1a_30.port_b_last_address = 8191,
		ram_block1a_30.port_b_logical_ram_depth = 12288,
		ram_block1a_30.port_b_logical_ram_width = 16,
		ram_block1a_30.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneii_ram_block",
		ram_block1a_30.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portawe(wire_decode2_eq[1]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block1a_31portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mixed_port_feed_through_mode = "old",
		ram_block1a_31.operation_mode = "bidir_dual_port",
		ram_block1a_31.port_a_address_width = 12,
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_31.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_31.port_a_first_address = 4096,
		ram_block1a_31.port_a_first_bit_number = 15,
		ram_block1a_31.port_a_last_address = 8191,
		ram_block1a_31.port_a_logical_ram_depth = 12288,
		ram_block1a_31.port_a_logical_ram_width = 16,
		ram_block1a_31.port_b_address_clock = "clock0",
		ram_block1a_31.port_b_address_width = 12,
		ram_block1a_31.port_b_data_in_clock = "clock0",
		ram_block1a_31.port_b_data_width = 1,
		ram_block1a_31.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_31.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_31.port_b_first_address = 4096,
		ram_block1a_31.port_b_first_bit_number = 15,
		ram_block1a_31.port_b_last_address = 8191,
		ram_block1a_31.port_b_logical_ram_depth = 12288,
		ram_block1a_31.port_b_logical_ram_width = 16,
		ram_block1a_31.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneii_ram_block",
		ram_block1a_31.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block1a_32portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mixed_port_feed_through_mode = "old",
		ram_block1a_32.operation_mode = "bidir_dual_port",
		ram_block1a_32.port_a_address_width = 12,
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_32.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_32.port_a_first_address = 8192,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 12287,
		ram_block1a_32.port_a_logical_ram_depth = 12288,
		ram_block1a_32.port_a_logical_ram_width = 16,
		ram_block1a_32.port_b_address_clock = "clock0",
		ram_block1a_32.port_b_address_width = 12,
		ram_block1a_32.port_b_data_in_clock = "clock0",
		ram_block1a_32.port_b_data_width = 1,
		ram_block1a_32.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_32.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_32.port_b_first_address = 8192,
		ram_block1a_32.port_b_first_bit_number = 0,
		ram_block1a_32.port_b_last_address = 12287,
		ram_block1a_32.port_b_logical_ram_depth = 12288,
		ram_block1a_32.port_b_logical_ram_width = 16,
		ram_block1a_32.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneii_ram_block",
		ram_block1a_32.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block1a_33portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mixed_port_feed_through_mode = "old",
		ram_block1a_33.operation_mode = "bidir_dual_port",
		ram_block1a_33.port_a_address_width = 12,
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_33.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_33.port_a_first_address = 8192,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 12287,
		ram_block1a_33.port_a_logical_ram_depth = 12288,
		ram_block1a_33.port_a_logical_ram_width = 16,
		ram_block1a_33.port_b_address_clock = "clock0",
		ram_block1a_33.port_b_address_width = 12,
		ram_block1a_33.port_b_data_in_clock = "clock0",
		ram_block1a_33.port_b_data_width = 1,
		ram_block1a_33.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_33.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_33.port_b_first_address = 8192,
		ram_block1a_33.port_b_first_bit_number = 1,
		ram_block1a_33.port_b_last_address = 12287,
		ram_block1a_33.port_b_logical_ram_depth = 12288,
		ram_block1a_33.port_b_logical_ram_width = 16,
		ram_block1a_33.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneii_ram_block",
		ram_block1a_33.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block1a_34portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mixed_port_feed_through_mode = "old",
		ram_block1a_34.operation_mode = "bidir_dual_port",
		ram_block1a_34.port_a_address_width = 12,
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_34.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_34.port_a_first_address = 8192,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 12287,
		ram_block1a_34.port_a_logical_ram_depth = 12288,
		ram_block1a_34.port_a_logical_ram_width = 16,
		ram_block1a_34.port_b_address_clock = "clock0",
		ram_block1a_34.port_b_address_width = 12,
		ram_block1a_34.port_b_data_in_clock = "clock0",
		ram_block1a_34.port_b_data_width = 1,
		ram_block1a_34.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_34.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_34.port_b_first_address = 8192,
		ram_block1a_34.port_b_first_bit_number = 2,
		ram_block1a_34.port_b_last_address = 12287,
		ram_block1a_34.port_b_logical_ram_depth = 12288,
		ram_block1a_34.port_b_logical_ram_width = 16,
		ram_block1a_34.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneii_ram_block",
		ram_block1a_34.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block1a_35portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mixed_port_feed_through_mode = "old",
		ram_block1a_35.operation_mode = "bidir_dual_port",
		ram_block1a_35.port_a_address_width = 12,
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_35.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_35.port_a_first_address = 8192,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 12287,
		ram_block1a_35.port_a_logical_ram_depth = 12288,
		ram_block1a_35.port_a_logical_ram_width = 16,
		ram_block1a_35.port_b_address_clock = "clock0",
		ram_block1a_35.port_b_address_width = 12,
		ram_block1a_35.port_b_data_in_clock = "clock0",
		ram_block1a_35.port_b_data_width = 1,
		ram_block1a_35.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_35.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_35.port_b_first_address = 8192,
		ram_block1a_35.port_b_first_bit_number = 3,
		ram_block1a_35.port_b_last_address = 12287,
		ram_block1a_35.port_b_logical_ram_depth = 12288,
		ram_block1a_35.port_b_logical_ram_width = 16,
		ram_block1a_35.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneii_ram_block",
		ram_block1a_35.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block1a_36portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mixed_port_feed_through_mode = "old",
		ram_block1a_36.operation_mode = "bidir_dual_port",
		ram_block1a_36.port_a_address_width = 12,
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_36.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_36.port_a_first_address = 8192,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 12287,
		ram_block1a_36.port_a_logical_ram_depth = 12288,
		ram_block1a_36.port_a_logical_ram_width = 16,
		ram_block1a_36.port_b_address_clock = "clock0",
		ram_block1a_36.port_b_address_width = 12,
		ram_block1a_36.port_b_data_in_clock = "clock0",
		ram_block1a_36.port_b_data_width = 1,
		ram_block1a_36.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_36.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_36.port_b_first_address = 8192,
		ram_block1a_36.port_b_first_bit_number = 4,
		ram_block1a_36.port_b_last_address = 12287,
		ram_block1a_36.port_b_logical_ram_depth = 12288,
		ram_block1a_36.port_b_logical_ram_width = 16,
		ram_block1a_36.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneii_ram_block",
		ram_block1a_36.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block1a_37portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mixed_port_feed_through_mode = "old",
		ram_block1a_37.operation_mode = "bidir_dual_port",
		ram_block1a_37.port_a_address_width = 12,
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_37.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_37.port_a_first_address = 8192,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 12287,
		ram_block1a_37.port_a_logical_ram_depth = 12288,
		ram_block1a_37.port_a_logical_ram_width = 16,
		ram_block1a_37.port_b_address_clock = "clock0",
		ram_block1a_37.port_b_address_width = 12,
		ram_block1a_37.port_b_data_in_clock = "clock0",
		ram_block1a_37.port_b_data_width = 1,
		ram_block1a_37.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_37.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_37.port_b_first_address = 8192,
		ram_block1a_37.port_b_first_bit_number = 5,
		ram_block1a_37.port_b_last_address = 12287,
		ram_block1a_37.port_b_logical_ram_depth = 12288,
		ram_block1a_37.port_b_logical_ram_width = 16,
		ram_block1a_37.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneii_ram_block",
		ram_block1a_37.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block1a_38portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mixed_port_feed_through_mode = "old",
		ram_block1a_38.operation_mode = "bidir_dual_port",
		ram_block1a_38.port_a_address_width = 12,
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_38.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_38.port_a_first_address = 8192,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 12287,
		ram_block1a_38.port_a_logical_ram_depth = 12288,
		ram_block1a_38.port_a_logical_ram_width = 16,
		ram_block1a_38.port_b_address_clock = "clock0",
		ram_block1a_38.port_b_address_width = 12,
		ram_block1a_38.port_b_data_in_clock = "clock0",
		ram_block1a_38.port_b_data_width = 1,
		ram_block1a_38.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_38.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_38.port_b_first_address = 8192,
		ram_block1a_38.port_b_first_bit_number = 6,
		ram_block1a_38.port_b_last_address = 12287,
		ram_block1a_38.port_b_logical_ram_depth = 12288,
		ram_block1a_38.port_b_logical_ram_width = 16,
		ram_block1a_38.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneii_ram_block",
		ram_block1a_38.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block1a_39portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mixed_port_feed_through_mode = "old",
		ram_block1a_39.operation_mode = "bidir_dual_port",
		ram_block1a_39.port_a_address_width = 12,
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_39.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_39.port_a_first_address = 8192,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 12287,
		ram_block1a_39.port_a_logical_ram_depth = 12288,
		ram_block1a_39.port_a_logical_ram_width = 16,
		ram_block1a_39.port_b_address_clock = "clock0",
		ram_block1a_39.port_b_address_width = 12,
		ram_block1a_39.port_b_data_in_clock = "clock0",
		ram_block1a_39.port_b_data_width = 1,
		ram_block1a_39.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_39.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_39.port_b_first_address = 8192,
		ram_block1a_39.port_b_first_bit_number = 7,
		ram_block1a_39.port_b_last_address = 12287,
		ram_block1a_39.port_b_logical_ram_depth = 12288,
		ram_block1a_39.port_b_logical_ram_width = 16,
		ram_block1a_39.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneii_ram_block",
		ram_block1a_39.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block1a_40portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mixed_port_feed_through_mode = "old",
		ram_block1a_40.operation_mode = "bidir_dual_port",
		ram_block1a_40.port_a_address_width = 12,
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_40.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_40.port_a_first_address = 8192,
		ram_block1a_40.port_a_first_bit_number = 8,
		ram_block1a_40.port_a_last_address = 12287,
		ram_block1a_40.port_a_logical_ram_depth = 12288,
		ram_block1a_40.port_a_logical_ram_width = 16,
		ram_block1a_40.port_b_address_clock = "clock0",
		ram_block1a_40.port_b_address_width = 12,
		ram_block1a_40.port_b_data_in_clock = "clock0",
		ram_block1a_40.port_b_data_width = 1,
		ram_block1a_40.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_40.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_40.port_b_first_address = 8192,
		ram_block1a_40.port_b_first_bit_number = 8,
		ram_block1a_40.port_b_last_address = 12287,
		ram_block1a_40.port_b_logical_ram_depth = 12288,
		ram_block1a_40.port_b_logical_ram_width = 16,
		ram_block1a_40.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneii_ram_block",
		ram_block1a_40.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block1a_41portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mixed_port_feed_through_mode = "old",
		ram_block1a_41.operation_mode = "bidir_dual_port",
		ram_block1a_41.port_a_address_width = 12,
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_41.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_41.port_a_first_address = 8192,
		ram_block1a_41.port_a_first_bit_number = 9,
		ram_block1a_41.port_a_last_address = 12287,
		ram_block1a_41.port_a_logical_ram_depth = 12288,
		ram_block1a_41.port_a_logical_ram_width = 16,
		ram_block1a_41.port_b_address_clock = "clock0",
		ram_block1a_41.port_b_address_width = 12,
		ram_block1a_41.port_b_data_in_clock = "clock0",
		ram_block1a_41.port_b_data_width = 1,
		ram_block1a_41.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_41.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_41.port_b_first_address = 8192,
		ram_block1a_41.port_b_first_bit_number = 9,
		ram_block1a_41.port_b_last_address = 12287,
		ram_block1a_41.port_b_logical_ram_depth = 12288,
		ram_block1a_41.port_b_logical_ram_width = 16,
		ram_block1a_41.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneii_ram_block",
		ram_block1a_41.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block1a_42portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mixed_port_feed_through_mode = "old",
		ram_block1a_42.operation_mode = "bidir_dual_port",
		ram_block1a_42.port_a_address_width = 12,
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_42.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_42.port_a_first_address = 8192,
		ram_block1a_42.port_a_first_bit_number = 10,
		ram_block1a_42.port_a_last_address = 12287,
		ram_block1a_42.port_a_logical_ram_depth = 12288,
		ram_block1a_42.port_a_logical_ram_width = 16,
		ram_block1a_42.port_b_address_clock = "clock0",
		ram_block1a_42.port_b_address_width = 12,
		ram_block1a_42.port_b_data_in_clock = "clock0",
		ram_block1a_42.port_b_data_width = 1,
		ram_block1a_42.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_42.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_42.port_b_first_address = 8192,
		ram_block1a_42.port_b_first_bit_number = 10,
		ram_block1a_42.port_b_last_address = 12287,
		ram_block1a_42.port_b_logical_ram_depth = 12288,
		ram_block1a_42.port_b_logical_ram_width = 16,
		ram_block1a_42.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneii_ram_block",
		ram_block1a_42.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block1a_43portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mixed_port_feed_through_mode = "old",
		ram_block1a_43.operation_mode = "bidir_dual_port",
		ram_block1a_43.port_a_address_width = 12,
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_43.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_43.port_a_first_address = 8192,
		ram_block1a_43.port_a_first_bit_number = 11,
		ram_block1a_43.port_a_last_address = 12287,
		ram_block1a_43.port_a_logical_ram_depth = 12288,
		ram_block1a_43.port_a_logical_ram_width = 16,
		ram_block1a_43.port_b_address_clock = "clock0",
		ram_block1a_43.port_b_address_width = 12,
		ram_block1a_43.port_b_data_in_clock = "clock0",
		ram_block1a_43.port_b_data_width = 1,
		ram_block1a_43.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_43.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_43.port_b_first_address = 8192,
		ram_block1a_43.port_b_first_bit_number = 11,
		ram_block1a_43.port_b_last_address = 12287,
		ram_block1a_43.port_b_logical_ram_depth = 12288,
		ram_block1a_43.port_b_logical_ram_width = 16,
		ram_block1a_43.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneii_ram_block",
		ram_block1a_43.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block1a_44portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mixed_port_feed_through_mode = "old",
		ram_block1a_44.operation_mode = "bidir_dual_port",
		ram_block1a_44.port_a_address_width = 12,
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_44.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_44.port_a_first_address = 8192,
		ram_block1a_44.port_a_first_bit_number = 12,
		ram_block1a_44.port_a_last_address = 12287,
		ram_block1a_44.port_a_logical_ram_depth = 12288,
		ram_block1a_44.port_a_logical_ram_width = 16,
		ram_block1a_44.port_b_address_clock = "clock0",
		ram_block1a_44.port_b_address_width = 12,
		ram_block1a_44.port_b_data_in_clock = "clock0",
		ram_block1a_44.port_b_data_width = 1,
		ram_block1a_44.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_44.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_44.port_b_first_address = 8192,
		ram_block1a_44.port_b_first_bit_number = 12,
		ram_block1a_44.port_b_last_address = 12287,
		ram_block1a_44.port_b_logical_ram_depth = 12288,
		ram_block1a_44.port_b_logical_ram_width = 16,
		ram_block1a_44.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneii_ram_block",
		ram_block1a_44.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block1a_45portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mixed_port_feed_through_mode = "old",
		ram_block1a_45.operation_mode = "bidir_dual_port",
		ram_block1a_45.port_a_address_width = 12,
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_45.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_45.port_a_first_address = 8192,
		ram_block1a_45.port_a_first_bit_number = 13,
		ram_block1a_45.port_a_last_address = 12287,
		ram_block1a_45.port_a_logical_ram_depth = 12288,
		ram_block1a_45.port_a_logical_ram_width = 16,
		ram_block1a_45.port_b_address_clock = "clock0",
		ram_block1a_45.port_b_address_width = 12,
		ram_block1a_45.port_b_data_in_clock = "clock0",
		ram_block1a_45.port_b_data_width = 1,
		ram_block1a_45.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_45.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_45.port_b_first_address = 8192,
		ram_block1a_45.port_b_first_bit_number = 13,
		ram_block1a_45.port_b_last_address = 12287,
		ram_block1a_45.port_b_logical_ram_depth = 12288,
		ram_block1a_45.port_b_logical_ram_width = 16,
		ram_block1a_45.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneii_ram_block",
		ram_block1a_45.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block1a_46portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mixed_port_feed_through_mode = "old",
		ram_block1a_46.operation_mode = "bidir_dual_port",
		ram_block1a_46.port_a_address_width = 12,
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_46.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_46.port_a_first_address = 8192,
		ram_block1a_46.port_a_first_bit_number = 14,
		ram_block1a_46.port_a_last_address = 12287,
		ram_block1a_46.port_a_logical_ram_depth = 12288,
		ram_block1a_46.port_a_logical_ram_width = 16,
		ram_block1a_46.port_b_address_clock = "clock0",
		ram_block1a_46.port_b_address_width = 12,
		ram_block1a_46.port_b_data_in_clock = "clock0",
		ram_block1a_46.port_b_data_width = 1,
		ram_block1a_46.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_46.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_46.port_b_first_address = 8192,
		ram_block1a_46.port_b_first_bit_number = 14,
		ram_block1a_46.port_b_last_address = 12287,
		ram_block1a_46.port_b_logical_ram_depth = 12288,
		ram_block1a_46.port_b_logical_ram_width = 16,
		ram_block1a_46.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneii_ram_block",
		ram_block1a_46.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	cycloneii_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portawe(wire_decode2_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block1a_47portbdataout[0:0]),
	.portbrewe(wire_decode3_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mixed_port_feed_through_mode = "old",
		ram_block1a_47.operation_mode = "bidir_dual_port",
		ram_block1a_47.port_a_address_width = 12,
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_disable_ce_on_input_registers = "on",
		ram_block1a_47.port_a_disable_ce_on_output_registers = "on",
		ram_block1a_47.port_a_first_address = 8192,
		ram_block1a_47.port_a_first_bit_number = 15,
		ram_block1a_47.port_a_last_address = 12287,
		ram_block1a_47.port_a_logical_ram_depth = 12288,
		ram_block1a_47.port_a_logical_ram_width = 16,
		ram_block1a_47.port_b_address_clock = "clock0",
		ram_block1a_47.port_b_address_width = 12,
		ram_block1a_47.port_b_data_in_clock = "clock0",
		ram_block1a_47.port_b_data_width = 1,
		ram_block1a_47.port_b_disable_ce_on_input_registers = "on",
		ram_block1a_47.port_b_disable_ce_on_output_registers = "on",
		ram_block1a_47.port_b_first_address = 8192,
		ram_block1a_47.port_b_first_bit_number = 15,
		ram_block1a_47.port_b_last_address = 12287,
		ram_block1a_47.port_b_logical_ram_depth = 12288,
		ram_block1a_47.port_b_logical_ram_width = 16,
		ram_block1a_47.port_b_read_enable_write_enable_clock = "clock0",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneii_ram_block",
		ram_block1a_47.lpm_hint = "DONT_POWER_OPTIMIZE=ON";
	assign
		address_a_sel = address_a[13:12],
		address_a_wire = address_a,
		address_b_sel = address_b[13:12],
		address_b_wire = address_b,
		q_a = wire_mux4_result,
		q_b = wire_mux5_result;
endmodule //dual_ram_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module dual_ram (
	address_a,
	address_b,
	clock,
	data_a,
	data_b,
	wren_a,
	wren_b,
	q_a,
	q_b)/* synthesis synthesis_clearbox = 1 */;

	input	[13:0]  address_a;
	input	[13:0]  address_b;
	input	  clock;
	input	[15:0]  data_a;
	input	[15:0]  data_b;
	input	  wren_a;
	input	  wren_b;
	output	[15:0]  q_a;
	output	[15:0]  q_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
	tri0	  wren_a;
	tri0	  wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [15:0] sub_wire0;
	wire [15:0] sub_wire1;
	wire [15:0] q_a = sub_wire0[15:0];
	wire [15:0] q_b = sub_wire1[15:0];

	dual_ram_altsyncram	dual_ram_altsyncram_component (
				.clock0 (clock),
				.wren_a (wren_a),
				.address_b (address_b),
				.data_b (data_b),
				.wren_b (wren_b),
				.address_a (address_a),
				.data_a (data_a),
				.q_a (sub_wire0),
				.q_b (sub_wire1));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "196608"
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "1"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "1"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "0"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: REGrren NUMERIC "0"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "16"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "12288"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "12288"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "OLD_DATA"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "14"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "14"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1"
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0"
// Retrieval info: USED_PORT: address_a 0 0 14 0 INPUT NODEFVAL "address_a[13..0]"
// Retrieval info: USED_PORT: address_b 0 0 14 0 INPUT NODEFVAL "address_b[13..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data_a 0 0 16 0 INPUT NODEFVAL "data_a[15..0]"
// Retrieval info: USED_PORT: data_b 0 0 16 0 INPUT NODEFVAL "data_b[15..0]"
// Retrieval info: USED_PORT: q_a 0 0 16 0 OUTPUT NODEFVAL "q_a[15..0]"
// Retrieval info: USED_PORT: q_b 0 0 16 0 OUTPUT NODEFVAL "q_b[15..0]"
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT GND "wren_a"
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT GND "wren_b"
// Retrieval info: CONNECT: @address_a 0 0 14 0 address_a 0 0 14 0
// Retrieval info: CONNECT: @address_b 0 0 14 0 address_b 0 0 14 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 16 0 data_a 0 0 16 0
// Retrieval info: CONNECT: @data_b 0 0 16 0 data_b 0 0 16 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0
// Retrieval info: CONNECT: q_a 0 0 16 0 @q_a 0 0 16 0
// Retrieval info: CONNECT: q_b 0 0 16 0 @q_b 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram_inst.vhd FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL dual_ram_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
