#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017921421f70 .scope module, "decoder_tb" "decoder_tb" 2 3;
 .timescale -9 -9;
v00000179214985a0_0 .net "alu_inst", 2 0, v00000179213f2ec0_0;  1 drivers
v0000017921498aa0_0 .var "clk", 0 0;
v0000017921498320_0 .net "data_loc", 7 0, v0000017921424440_0;  1 drivers
v0000017921498f00_0 .var "instr_byte", 7 0;
v00000179214980a0_0 .net "instr_size", 1 0, v0000017921424580_0;  1 drivers
v0000017921499db0_0 .net "jmp_addr", 8 0, v0000017921424620_0;  1 drivers
v000001792149b110_0 .net "jmp_en", 0 0, v00000179214246c0_0;  1 drivers
v000001792149a8f0_0 .net "lcd_data", 7 0, v0000017921424760_0;  1 drivers
v000001792149af30_0 .var "lcd_done", 0 0;
v000001792149a0d0_0 .net "loc_req", 0 0, v00000179214248a0_0;  1 drivers
v000001792149ab70_0 .net "op_1", 7 0, v0000017921424940_0;  1 drivers
v000001792149afd0_0 .net "op_2", 7 0, v00000179214249e0_0;  1 drivers
v000001792149b4d0_0 .var "operand1", 7 0;
v0000017921499f90_0 .var "operand2", 7 0;
v000001792149b430_0 .net "pc_hlt", 0 0, v0000017921498b40_0;  1 drivers
v000001792149b570_0 .var "reg_a", 7 0;
v000001792149a990_0 .net "reg_addr", 1 0, v0000017921498140_0;  1 drivers
v000001792149a350_0 .var "reg_b", 7 0;
v000001792149ae90_0 .var "reg_c", 7 0;
v0000017921499e50_0 .var "reg_d", 7 0;
v000001792149b1b0_0 .net "reg_data", 7 0, v00000179214986e0_0;  1 drivers
v000001792149a3f0_0 .var "reg_flags", 7 0;
v0000017921499950_0 .net "reg_wr_en", 0 0, v0000017921498d20_0;  1 drivers
v0000017921499770_0 .var "res", 7 0;
v000001792149a490_0 .net "sram_addr", 7 0, v0000017921498fa0_0;  1 drivers
o0000017921444478 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001792149ac10_0 .net "sram_data", 7 0, o0000017921444478;  0 drivers
L_00000179214e0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001792149a850_0 .net "sram_rd_data", 0 0, L_00000179214e0088;  1 drivers
v000001792149a7b0_0 .net "sram_rd_en", 0 0, v0000017921498780_0;  1 drivers
v000001792149b250_0 .net "sram_wr_en", 0 0, v0000017921498be0_0;  1 drivers
v00000179214996d0_0 .net "strt", 0 0, v0000017921498dc0_0;  1 drivers
v000001792149b390_0 .var "sys_rst", 0 0;
S_0000017921422100 .scope task, "check" "check" 2 100, 2 100 0, S_0000017921421f70;
 .timescale -9 -9;
v0000017921420cd0_0 .var "condition", 0 0;
v0000017921422290_0 .var "testname", 256 1;
TD_decoder_tb.check ;
    %load/vec4 v0000017921420cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 105 "$display", "[PASS] %s", v0000017921422290_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 107 "$display", "[FAIL] %s", v0000017921422290_0 {0 0 0};
T_0.1 ;
    %end;
S_00000179213f2af0 .scope module, "uut" "decoder" 2 63, 3 1 0, S_0000017921421f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 8 "instr_byte";
    .port_info 3 /INPUT 8 "operand1";
    .port_info 4 /INPUT 8 "operand2";
    .port_info 5 /INPUT 1 "lcd_done";
    .port_info 6 /INPUT 8 "reg_a";
    .port_info 7 /INPUT 8 "reg_b";
    .port_info 8 /INPUT 8 "reg_c";
    .port_info 9 /INPUT 8 "reg_d";
    .port_info 10 /INPUT 8 "reg_flags";
    .port_info 11 /INPUT 8 "res";
    .port_info 12 /INPUT 8 "sram_rd_data";
    .port_info 13 /OUTPUT 1 "pc_hlt";
    .port_info 14 /OUTPUT 1 "jmp_en";
    .port_info 15 /OUTPUT 9 "jmp_addr";
    .port_info 16 /OUTPUT 2 "instr_size";
    .port_info 17 /OUTPUT 8 "sram_addr";
    .port_info 18 /OUTPUT 1 "sram_rd_en";
    .port_info 19 /OUTPUT 1 "sram_wr_en";
    .port_info 20 /OUTPUT 1 "sram_wr_data";
    .port_info 21 /OUTPUT 8 "lcd_data";
    .port_info 22 /OUTPUT 8 "data_loc";
    .port_info 23 /OUTPUT 1 "loc_req";
    .port_info 24 /OUTPUT 1 "strt";
    .port_info 25 /OUTPUT 8 "reg_wr_data";
    .port_info 26 /OUTPUT 2 "reg_wr_addr";
    .port_info 27 /OUTPUT 1 "reg_wr_en";
    .port_info 28 /OUTPUT 3 "alu_inst";
    .port_info 29 /OUTPUT 8 "op_1";
    .port_info 30 /OUTPUT 8 "op_2";
P_00000179213f2c80 .param/l "STATE_DECODE" 1 3 61, C4<0011>;
P_00000179213f2cb8 .param/l "STATE_EXECUTE" 1 3 65, C4<0111>;
P_00000179213f2cf0 .param/l "STATE_FETCH" 1 3 59, C4<0000>;
P_00000179213f2d28 .param/l "STATE_FETCH_START" 1 3 60, C4<0001>;
P_00000179213f2d60 .param/l "STATE_HALT" 1 3 66, C4<1000>;
P_00000179213f2d98 .param/l "STATE_PRNT" 1 3 68, C4<1010>;
P_00000179213f2dd0 .param/l "STATE_RETRIEVE" 1 3 62, C4<0100>;
P_00000179213f2e08 .param/l "STATE_RETRIEVE_DONE" 1 3 64, C4<0110>;
P_00000179213f2e40 .param/l "STATE_RETRIEVE_START" 1 3 63, C4<0101>;
P_00000179213f2e78 .param/l "STATE_WAIT" 1 3 67, C4<1001>;
v00000179213f2ec0_0 .var "alu_inst", 2 0;
v00000179213dbe30_0 .net "clk", 0 0, v0000017921498aa0_0;  1 drivers
v0000017921424440_0 .var "data_loc", 7 0;
v00000179214244e0_0 .net "instr_byte", 7 0, v0000017921498f00_0;  1 drivers
v0000017921424580_0 .var "instr_size", 1 0;
v0000017921424620_0 .var "jmp_addr", 8 0;
v00000179214246c0_0 .var "jmp_en", 0 0;
v0000017921424760_0 .var "lcd_data", 7 0;
v0000017921424800_0 .net "lcd_done", 0 0, v000001792149af30_0;  1 drivers
v00000179214248a0_0 .var "loc_req", 0 0;
v0000017921424940_0 .var "op_1", 7 0;
v00000179214249e0_0 .var "op_2", 7 0;
v0000017921424a80_0 .net "operand1", 7 0, v000001792149b4d0_0;  1 drivers
v00000179214988c0_0 .net "operand2", 7 0, v0000017921499f90_0;  1 drivers
v0000017921498b40_0 .var "pc_hlt", 0 0;
v0000017921498460_0 .net "reg_a", 7 0, v000001792149b570_0;  1 drivers
v0000017921498280_0 .net "reg_b", 7 0, v000001792149a350_0;  1 drivers
v0000017921498c80_0 .net "reg_c", 7 0, v000001792149ae90_0;  1 drivers
v0000017921498960_0 .net "reg_d", 7 0, v0000017921499e50_0;  1 drivers
v0000017921498640_0 .net "reg_flags", 7 0, v000001792149a3f0_0;  1 drivers
v0000017921498140_0 .var "reg_wr_addr", 1 0;
v00000179214986e0_0 .var "reg_wr_data", 7 0;
v0000017921498d20_0 .var "reg_wr_en", 0 0;
v0000017921498a00_0 .net "res", 7 0, v0000017921499770_0;  1 drivers
v0000017921498fa0_0 .var "sram_addr", 7 0;
v00000179214983c0_0 .net "sram_rd_data", 7 0, o0000017921444478;  alias, 0 drivers
v0000017921498780_0 .var "sram_rd_en", 0 0;
v0000017921498e60_0 .var "sram_wr_data", 0 0;
v0000017921498be0_0 .var "sram_wr_en", 0 0;
v00000179214981e0_0 .var "state", 3 0;
v0000017921498dc0_0 .var "strt", 0 0;
v0000017921498500_0 .net "sys_rst", 0 0, v000001792149b390_0;  1 drivers
v0000017921498820_0 .var "temp_sram_data", 7 0;
E_0000017921418f60 .event posedge, v00000179213dbe30_0;
    .scope S_00000179213f2af0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017921498820_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_00000179213f2af0;
T_2 ;
    %wait E_0000017921418f60;
    %load/vec4 v0000017921498500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017921498b40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000179214981e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017921498b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017921498d20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017921498b40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v00000179214244e0_0;
    %parti/s 4, 4, 4;
    %pad/u 8;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
T_2.11 ;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000017921424a80_0;
    %assign/vec4 v0000017921498fa0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017921498780_0, 0;
    %load/vec4 v00000179214983c0_0;
    %assign/vec4 v0000017921498820_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017921498780_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000179214981e0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000179214244e0_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017921498d20_0, 0;
    %load/vec4 v00000179214244e0_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0000017921498140_0, 0;
    %load/vec4 v00000179214244e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %jmp T_2.20;
T_2.16 ;
    %load/vec4 v0000017921498460_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %jmp T_2.20;
T_2.17 ;
    %load/vec4 v0000017921498280_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %jmp T_2.20;
T_2.18 ;
    %load/vec4 v0000017921498c80_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000017921498960_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.13 ;
    %load/vec4 v00000179214244e0_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0000017921498140_0, 0;
    %load/vec4 v0000017921424a80_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017921498d20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000179214244e0_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0000017921498140_0, 0;
    %load/vec4 v0000017921498820_0;
    %assign/vec4 v00000179214986e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017921498d20_0, 0;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017921421f70;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000017921498aa0_0;
    %inv;
    %store/vec4 v0000017921498aa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017921421f70;
T_4 ;
    %vpi_call 2 114 "$dumpfile", "decoder_tb.vcd" {0 0 0};
    %vpi_call 2 115 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017921421f70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017921498aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001792149b390_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017921498f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001792149b4d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017921499f90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001792149af30_0, 0, 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v000001792149b570_0, 0, 8;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v000001792149a350_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001792149ae90_0, 0, 8;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0000017921499e50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001792149a3f0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000017921499770_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001792149b390_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000017921498f00_0, 0, 8;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001792149b4d0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 19791, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1444954412, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 541674829, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000017921422290_0, 0, 256;
    %load/vec4 v000001792149b1b0_0;
    %cmpi/e 66, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_4.1, 4;
    %load/vec4 v000001792149a990_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v00000179214980a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.0;
    %store/vec4 v0000017921420cd0_0, 0, 1;
    %fork TD_decoder_tb.check, S_0000017921422100;
    %join;
    %vpi_call 2 141 "$display", "All tests completed." {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbenches\decoder_tb.v";
    ".\src\instruction_decoder.v";
