<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mac_logger.cpp:28:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" OldID="for.inc.load.4," ID="log_ddrseq" BundleName="ps" VarName="log_ddr" LoopLoc="mac_logger.cpp:28:19" LoopName="VITIS_LOOP_28_1" ParentFunc="rx_ringbuffer_header(unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="7" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mac_logger.cpp:32:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" OldID="for.inc12.load.4," ID="tap_ddrseq" BundleName="ps" VarName="tap_ddr" LoopLoc="mac_logger.cpp:32:19" LoopName="VITIS_LOOP_32_2" ParentFunc="rx_ringbuffer_header(unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="7" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mac_logger.cpp:101:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" OldID="load-store-loop.load.4," ID="scevgepseq" BundleName="fifo_axi_full" VarName="fifo_axi_full" LoopLoc="mac_logger.cpp:101:3" LoopName="anonymous" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)" Length="16" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="loop-memcpy-expansion.load.4," ID="scevgep20seq" BundleName="fifo_axi_full" VarName="fifo_axi_full" LoopName="anonymous" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="mac_logger.cpp:54:34" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.load.1" BundleName="mac_fifo" VarName="fifo_axi_lite" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="mac_logger.cpp:73:13" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc.load.2" BundleName="fifo_axi_full" VarName="fifo_axi_full" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="mac_logger.cpp:100:2" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="scevgepseq" BundleName="fifo_axi_full" VarName="fifo_axi_full" LoopLoc="mac_logger.cpp:100:2" LoopName="rx_macfifo_data" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="mac_logger.cpp:53:5" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="entry.load.11" BundleName="mac_fifo" VarName="fifo_axi_lite" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mac_logger.cpp:512:4" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc617.store.7," ID="scevgepseq" BundleName="ps" VarName="log_ddr" LoopLoc="mac_logger.cpp:512:4" LoopName="tx_2_log_ddr" ParentFunc="tx_ddr(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="mac_logger.cpp:570:4" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc770.store.7," ID="scevgep25seq" BundleName="ps" VarName="tap_ddr" LoopLoc="mac_logger.cpp:570:4" LoopName="tx_2_tap_ddr" ParentFunc="tx_ddr(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="mac_logger.cpp:32:19" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="tap_ddrseq" BundleName="ps" VarName="tap_ddr" LoopLoc="mac_logger.cpp:32:19" LoopName="VITIS_LOOP_32_2" ParentFunc="rx_ringbuffer_header(unsigned int*, unsigned int*, unsigned int*, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="mac_logger.cpp:28:19" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="log_ddrseq" BundleName="ps" VarName="log_ddr" LoopLoc="mac_logger.cpp:28:19" LoopName="VITIS_LOOP_28_1" ParentFunc="rx_ringbuffer_header(unsigned int*, unsigned int*, unsigned int*, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep20seq" BundleName="fifo_axi_full" VarName="fifo_axi_full" LoopName="anonymous" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="mac_logger.cpp:101:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="fifo_axi_full" VarName="fifo_axi_full" LoopLoc="mac_logger.cpp:101:3" LoopName="anonymous" ParentFunc="rx_fifo(unsigned int volatile*, unsigned int volatile*, long long, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="mac_logger.cpp:570:4" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="scevgep25seq" BundleName="ps" VarName="tap_ddr" LoopLoc="mac_logger.cpp:570:4" LoopName="tx_2_tap_ddr" ParentFunc="tx_ddr(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="mac_logger.cpp:512:4" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" ID="scevgepseq" BundleName="ps" VarName="log_ddr" LoopLoc="mac_logger.cpp:512:4" LoopName="tx_2_log_ddr" ParentFunc="tx_ddr(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mac_logger.cpp:28:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_28_1' has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps" LoopLoc="mac_logger.cpp:28:19" LoopName="VITIS_LOOP_28_1" Length="7" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mac_logger.cpp:32:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 7 and bit width 32 in loop 'VITIS_LOOP_32_2' has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps" LoopLoc="mac_logger.cpp:32:19" LoopName="VITIS_LOOP_32_2" Length="7" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mac_logger.cpp:101:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 in loop 'anonymous' has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fifo_axi_full" LoopLoc="mac_logger.cpp:101:3" LoopName="anonymous" Length="16" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on bundle 'fifo_axi_full'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fifo_axi_full" LoopName="anonymous" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mac_logger.cpp:512:4" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'tx_2_log_ddr' has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps" LoopLoc="mac_logger.cpp:512:4" LoopName="tx_2_log_ddr" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="mac_logger.cpp:570:4" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'tx_2_tap_ddr' has been inferred on bundle 'ps'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps" LoopLoc="mac_logger.cpp:570:4" LoopName="tx_2_tap_ddr" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

