$date
	Wed Jan 18 13:44:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xor_top $end
$scope module xor_test $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
1"
#20
1!
0"
#30
0#
1"
#40
