   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_pwr.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__WFI,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	__WFI:
  24              	.LFB5:
  25              		.file 1 "D:\\pall\\workspace\\Snack_stm32_drv_modbus\\Libraries\\CMSIS/core_cm3.h"
   1:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**************************************************************************//**
   2:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @file     core_cm3.h
   3:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @version  V1.30
   5:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @date     30. October 2009
   6:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
   7:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @note
   8:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
  10:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @par
  11:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
  15:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @par
  16:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
  22:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  ******************************************************************************/
  23:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  24:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #ifndef __CM3_CORE_H__
  25:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CM3_CORE_H__
  26:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  27:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
  29:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 10: \n
  31:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Error 10: Expecting ';'
  33:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  34:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 530: \n
  35:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     return(__regBasePri); \n
  36:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * . 
  38:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 550: \n
  39:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  42:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 754: \n
  43:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  46:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 750: \n
  47:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  50:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 528: \n
  51:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  54:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *   - Error 751: \n
  55:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     } InterruptType_Type; \n
  56:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * .
  58:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
  60:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
  61:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  62:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -save */
  63:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e10  */
  64:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e530 */
  65:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e550 */
  66:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e754 */
  67:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e750 */
  68:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e528 */
  69:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*lint -e751 */
  70:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  71:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  72:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     - CMSIS version number
  75:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     - Cortex-M core registers and bitfields
  76:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     - Cortex-M core peripheral base address
  77:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
  78:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
  79:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  80:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #ifdef __cplusplus
  81:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  extern "C" {
  82:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif 
  83:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  84:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  88:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  90:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  92:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if defined (__ICCARM__)
  93:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
  95:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  96:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
  97:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 100:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 101:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 102:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 103:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 104:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 105:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * IO definitions
 106:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 107:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * define access restrictions to peripheral registers
 108:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 109:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 110:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #ifdef __cplusplus
 111:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #else
 113:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 115:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 118:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 119:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 120:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*******************************************************************************
 121:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *                 Register Abstraction
 122:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  ******************************************************************************/
 123:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  @{
 125:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** */
 126:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 127:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 128:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 131:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 132:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 133:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 134:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }  NVIC_Type;                                               
 148:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 150:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 151:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 154:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 155:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 156:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 157:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } SCB_Type;                                                
 177:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 178:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB CPUID Register Definitions */
 179:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 182:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 185:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 188:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 191:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 195:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 198:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 201:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 204:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 207:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 210:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 213:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 216:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 219:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 222:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 226:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 229:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 233:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 236:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 239:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 242:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 245:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 248:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 251:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB System Control Register Definitions */
 252:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 255:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 258:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 261:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 265:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 268:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 271:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 274:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 277:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 280:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 284:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 287:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 290:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 293:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 296:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 299:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 302:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 305:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 308:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 311:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****                                      
 314:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 317:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 320:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 323:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 327:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 330:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 333:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 337:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 340:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 343:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 347:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 350:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 353:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 356:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 360:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 361:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for SysTick
 363:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 364:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 365:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 366:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 367:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } SysTick_Type;
 372:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 373:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 377:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 380:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 383:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 386:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SysTick Reload Register Definitions */
 387:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 390:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SysTick Current Register Definitions */
 391:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 394:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 398:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 401:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 405:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 406:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 409:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 410:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 411:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 412:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __O  union  
 413:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   {
 414:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } ITM_Type;                                                
 445:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 446:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 450:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 454:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 457:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 460:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 463:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 466:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 469:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 472:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 475:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 479:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 483:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 487:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 491:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 494:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 498:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 499:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for Interrupt Type
 501:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 502:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 503:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 504:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 505:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED0;
 506:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #else
 510:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****        uint32_t RESERVED1;
 511:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 512:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } InterruptType_Type;
 513:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 514:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 518:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 522:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 525:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 529:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 530:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 534:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 535:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 536:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 537:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } MPU_Type;                                                
 549:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 550:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* MPU Type Register */
 551:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 554:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 557:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 560:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* MPU Control Register */
 561:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 564:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 567:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 570:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* MPU Region Number Register */
 571:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 574:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* MPU Region Base Address Register */
 575:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 578:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 581:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 584:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 588:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 591:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 594:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 597:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 600:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 603:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 606:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 609:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 612:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 614:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 615:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 616:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   memory mapped structure for Core Debug Register
 618:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   @{
 619:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 620:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** typedef struct
 621:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 622:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** } CoreDebug_Type;
 627:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 628:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Debug Halting Control and Status Register */
 629:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 632:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 635:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 638:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 641:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 644:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 647:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 650:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 653:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 656:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 659:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 662:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 665:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Debug Core Register Selector Register */
 666:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 669:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 672:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 676:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 679:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 682:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 685:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 688:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 691:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 694:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 697:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 700:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 703:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 706:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 709:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 713:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 714:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 722:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 729:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 733:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 734:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 736:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 737:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /*******************************************************************************
 738:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *                Hardware Abstraction Layer
 739:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  ******************************************************************************/
 740:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 741:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if defined ( __CC_ARM   )
 742:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 745:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #elif defined ( __ICCARM__ )
 746:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 749:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #elif defined   (  __GNUC__  )
 750:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 753:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #elif defined   (  __TASKING__  )
 754:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 757:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif
 758:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 759:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 760:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 762:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* ARM armcc specific functions */
 764:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 765:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 768:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __NOP                             __nop
 769:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __WFI                             __wfi
 770:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __WFE                             __wfe
 771:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __SEV                             __sev
 772:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __ISB()                           __isb(0)
 773:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __DSB()                           __dsb(0)
 774:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __DMB()                           __dmb(0)
 775:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __REV                             __rev
 776:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __RBIT                            __rbit
 777:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 784:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 785:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 790:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 791:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 792:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 794:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return ProcessStackPointer
 795:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 796:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the actual process stack pointer
 797:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 798:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_PSP(void);
 799:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 800:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 801:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 803:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 805:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 808:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 810:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 811:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 813:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return Main Stack Pointer
 814:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 815:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Cortex processor register
 817:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 818:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_MSP(void);
 819:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 820:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 821:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 823:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 825:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 828:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 830:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 831:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 833:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param   value  value to reverse
 834:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return         reversed value
 835:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 836:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Reverse byte order in unsigned short value
 837:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 838:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 840:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 841:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 843:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param   value  value to reverse
 844:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return         reversed value
 845:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 846:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 848:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 850:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 851:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 853:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 854:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 856:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 858:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __CLREX(void);
 859:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 860:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 861:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Base Priority value
 862:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 863:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return BasePriority
 864:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 865:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the base priority register
 866:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 867:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 869:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 870:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Base Priority value
 871:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 872:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  basePri  BasePriority
 873:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 874:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the base priority register
 875:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 876:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 878:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 879:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Priority Mask value
 880:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 881:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return PriMask
 882:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 883:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 885:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 887:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 888:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Priority Mask value
 889:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 890:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param   priMask  PriMask
 891:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 892:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 894:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 896:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 897:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Fault Mask value
 898:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 899:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return FaultMask
 900:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 901:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the fault mask register
 902:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 903:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 905:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 906:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Fault Mask value
 907:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 908:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  faultMask faultMask value
 909:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 910:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the fault mask register
 911:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 912:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 914:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 915:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Control Register value
 916:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * 
 917:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return Control value
 918:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 919:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the control register
 920:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 921:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 923:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 924:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Control Register value
 925:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 926:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  control  Control value
 927:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 928:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the control register
 929:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 930:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 932:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 934:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 935:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 937:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 939:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __CLREX                           __clrex
 940:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 941:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 942:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Base Priority value
 943:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 944:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return BasePriority
 945:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 946:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the base priority register
 947:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 948:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 950:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   return(__regBasePri);
 952:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
 953:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 954:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 955:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Base Priority value
 956:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 957:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  basePri  BasePriority
 958:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 959:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the base priority register
 960:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 961:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 963:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
 966:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 967:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 968:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Priority Mask value
 969:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 970:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return PriMask
 971:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 972:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 974:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 976:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   return(__regPriMask);
 978:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
 979:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 980:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 981:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Priority Mask value
 982:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 983:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  priMask  PriMask
 984:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 985:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
 987:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
 989:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __regPriMask = (priMask);
 991:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
 992:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
 993:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
 994:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Fault Mask value
 995:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 996:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return FaultMask
 997:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
 998:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the fault mask register
 999:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1000:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
1002:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   return(__regFaultMask);
1004:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
1005:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1006:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1007:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Fault Mask value
1008:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1009:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  faultMask  faultMask value
1010:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1011:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the fault mask register
1012:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1013:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
1015:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
1018:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1019:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1020:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Control Register value
1021:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * 
1022:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return Control value
1023:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1024:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the content of the control register
1025:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1026:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
1028:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   return(__regControl);
1030:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
1031:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1032:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1033:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Control Register value
1034:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1035:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  control  Control value
1036:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1037:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Set the control register
1038:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1039:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** {
1041:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****   __regControl = control;
1043:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** }
1044:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1045:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1047:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1048:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1049:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* IAR iccarm specific functions */
1051:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1052:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1055:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1058:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1064:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1076:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1077:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1078:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1080:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return ProcessStackPointer
1081:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1082:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the actual process stack pointer
1083:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1084:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_PSP(void);
1085:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1086:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1087:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1089:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1091:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1094:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1096:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1097:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1099:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return Main Stack Pointer
1100:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1101:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Cortex processor register
1103:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1104:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __get_MSP(void);
1105:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1106:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1107:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1109:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1111:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1114:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1116:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1117:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1119:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  value  value to reverse
1120:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        reversed value
1121:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1122:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Reverse byte order in unsigned short value
1123:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1124:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1126:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1127:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  Reverse bit order of value
1128:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1129:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  value  value to reverse
1130:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        reversed value
1131:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1132:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Reverse bit order of value
1133:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1134:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1136:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1137:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1139:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1140:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        value of (*address)
1141:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1142:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1144:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1146:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1147:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1149:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1150:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        value of (*address)
1151:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1152:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1154:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1156:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1157:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1159:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1160:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        value of (*address)
1161:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1162:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1164:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1166:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1167:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1169:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  value  value to store
1170:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1171:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        successful / failed
1172:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1173:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1175:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1177:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1178:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1180:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  value  value to store
1181:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1182:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        successful / failed
1183:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1184:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1186:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1188:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /**
1189:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1191:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  value  value to store
1192:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @param  *addr  address pointer
1193:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * @return        successful / failed
1194:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  *
1195:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h ****  */
1197:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1199:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1200:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1201:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** /* GNU gcc specific functions */
1203:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1204:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1207:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** 
1210:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
  26              		.loc 1 1211 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 00AF     		add	r7, sp, #0
  35              		.cfi_def_cfa_register 7
  36              		.loc 1 1211 0
  37              	@ 1211 "D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS/core_cm3.h" 1
  38 0004 30BF     		wfi
  39              	@ 0 "" 2
  40              		.thumb
  41 0006 BD46     		mov	sp, r7
  42              		@ sp needed
  43 0008 5DF8047B 		ldr	r7, [sp], #4
  44 000c 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE5:
  48 000e 00BF     		.section	.text.__WFE,"ax",%progbits
  49              		.align	2
  50              		.thumb
  51              		.thumb_func
  53              	__WFE:
  54              	.LFB6:
1212:D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS\core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
  55              		.loc 1 1212 0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60 0000 80B4     		push	{r7}
  61              		.cfi_def_cfa_offset 4
  62              		.cfi_offset 7, -4
  63 0002 00AF     		add	r7, sp, #0
  64              		.cfi_def_cfa_register 7
  65              		.loc 1 1212 0
  66              	@ 1212 "D:\pall\workspace\Snack_stm32_drv_modbus\Libraries\CMSIS/core_cm3.h" 1
  67 0004 20BF     		wfe
  68              	@ 0 "" 2
  69              		.thumb
  70 0006 BD46     		mov	sp, r7
  71              		@ sp needed
  72 0008 5DF8047B 		ldr	r7, [sp], #4
  73 000c 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE6:
  77 000e 00BF     		.section	.text.PWR_DeInit,"ax",%progbits
  78              		.align	2
  79              		.global	PWR_DeInit
  80              		.thumb
  81              		.thumb_func
  83              	PWR_DeInit:
  84              	.LFB29:
  85              		.file 2 "../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c"
   1:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
   2:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @attention
  10:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *
  11:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *
  18:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  21:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  22:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  26:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  28:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  29:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  30:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  33:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */ 
  34:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  35:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  37:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  38:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  39:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  40:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  41:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  42:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  43:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  45:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  46:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  47:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  50:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  52:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  57:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  61:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  63:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  68:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  70:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  74:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  75:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  76:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  77:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  78:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  79:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  81:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  82:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  83:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  84:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  85:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  86:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  87:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  89:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  90:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  91:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
  92:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
  93:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  94:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  95:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
  97:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
  98:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
  99:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 100:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @}
 101:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 102:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 103:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @{
 105:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 106:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 107:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 108:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  None
 110:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 111:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 112:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
  86              		.loc 2 113 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90 0000 80B5     		push	{r7, lr}
  91              		.cfi_def_cfa_offset 8
  92              		.cfi_offset 7, -8
  93              		.cfi_offset 14, -4
  94 0002 00AF     		add	r7, sp, #0
  95              		.cfi_def_cfa_register 7
 114:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  96              		.loc 2 114 0
  97 0004 4FF08050 		mov	r0, #268435456
  98 0008 0121     		movs	r1, #1
  99 000a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 115:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 100              		.loc 2 115 0
 101 000e 4FF08050 		mov	r0, #268435456
 102 0012 0021     		movs	r1, #0
 103 0014 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 116:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 104              		.loc 2 116 0
 105 0018 80BD     		pop	{r7, pc}
 106              		.cfi_endproc
 107              	.LFE29:
 109 001a 00BF     		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
 110              		.align	2
 111              		.global	PWR_BackupAccessCmd
 112              		.thumb
 113              		.thumb_func
 115              	PWR_BackupAccessCmd:
 116              	.LFB30:
 117:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 118:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 119:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 123:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 124:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 117              		.loc 2 125 0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 8
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0000 80B4     		push	{r7}
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 7, -4
 125 0002 83B0     		sub	sp, sp, #12
 126              		.cfi_def_cfa_offset 16
 127 0004 00AF     		add	r7, sp, #0
 128              		.cfi_def_cfa_register 7
 129 0006 0346     		mov	r3, r0
 130 0008 FB71     		strb	r3, [r7, #7]
 126:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 128:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 131              		.loc 2 128 0
 132 000a 2023     		movs	r3, #32
 133 000c C4F20E23 		movt	r3, 16910
 134 0010 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 135 0012 1A60     		str	r2, [r3]
 129:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 136              		.loc 2 129 0
 137 0014 0C37     		adds	r7, r7, #12
 138 0016 BD46     		mov	sp, r7
 139              		@ sp needed
 140 0018 5DF8047B 		ldr	r7, [sp], #4
 141 001c 7047     		bx	lr
 142              		.cfi_endproc
 143              	.LFE30:
 145 001e 00BF     		.section	.text.PWR_PVDCmd,"ax",%progbits
 146              		.align	2
 147              		.global	PWR_PVDCmd
 148              		.thumb
 149              		.thumb_func
 151              	PWR_PVDCmd:
 152              	.LFB31:
 130:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 131:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 132:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 136:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 137:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 153              		.loc 2 138 0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 1, uses_anonymous_args = 0
 157              		@ link register save eliminated.
 158 0000 80B4     		push	{r7}
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 7, -4
 161 0002 83B0     		sub	sp, sp, #12
 162              		.cfi_def_cfa_offset 16
 163 0004 00AF     		add	r7, sp, #0
 164              		.cfi_def_cfa_register 7
 165 0006 0346     		mov	r3, r0
 166 0008 FB71     		strb	r3, [r7, #7]
 139:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 141:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 167              		.loc 2 141 0
 168 000a 1023     		movs	r3, #16
 169 000c C4F20E23 		movt	r3, 16910
 170 0010 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 171 0012 1A60     		str	r2, [r3]
 142:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 172              		.loc 2 142 0
 173 0014 0C37     		adds	r7, r7, #12
 174 0016 BD46     		mov	sp, r7
 175              		@ sp needed
 176 0018 5DF8047B 		ldr	r7, [sp], #4
 177 001c 7047     		bx	lr
 178              		.cfi_endproc
 179              	.LFE31:
 181 001e 00BF     		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
 182              		.align	2
 183              		.global	PWR_PVDLevelConfig
 184              		.thumb
 185              		.thumb_func
 187              	PWR_PVDLevelConfig:
 188              	.LFB32:
 143:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 144:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 145:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 157:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 158:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 189              		.loc 2 159 0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 16
 192              		@ frame_needed = 1, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 194 0000 80B4     		push	{r7}
 195              		.cfi_def_cfa_offset 4
 196              		.cfi_offset 7, -4
 197 0002 85B0     		sub	sp, sp, #20
 198              		.cfi_def_cfa_offset 24
 199 0004 00AF     		add	r7, sp, #0
 200              		.cfi_def_cfa_register 7
 201 0006 7860     		str	r0, [r7, #4]
 160:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 202              		.loc 2 160 0
 203 0008 0023     		movs	r3, #0
 204 000a FB60     		str	r3, [r7, #12]
 161:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 163:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 205              		.loc 2 163 0
 206 000c 4FF4E043 		mov	r3, #28672
 207 0010 C4F20003 		movt	r3, 16384
 208 0014 1B68     		ldr	r3, [r3]
 209 0016 FB60     		str	r3, [r7, #12]
 164:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 210              		.loc 2 165 0
 211 0018 FB68     		ldr	r3, [r7, #12]
 212 001a 23F0E003 		bic	r3, r3, #224
 213 001e FB60     		str	r3, [r7, #12]
 166:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 214              		.loc 2 167 0
 215 0020 FA68     		ldr	r2, [r7, #12]
 216 0022 7B68     		ldr	r3, [r7, #4]
 217 0024 1343     		orrs	r3, r3, r2
 218 0026 FB60     		str	r3, [r7, #12]
 168:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Store the new value */
 169:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 219              		.loc 2 169 0
 220 0028 4FF4E043 		mov	r3, #28672
 221 002c C4F20003 		movt	r3, 16384
 222 0030 FA68     		ldr	r2, [r7, #12]
 223 0032 1A60     		str	r2, [r3]
 170:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 224              		.loc 2 170 0
 225 0034 1437     		adds	r7, r7, #20
 226 0036 BD46     		mov	sp, r7
 227              		@ sp needed
 228 0038 5DF8047B 		ldr	r7, [sp], #4
 229 003c 7047     		bx	lr
 230              		.cfi_endproc
 231              	.LFE32:
 233 003e 00BF     		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 234              		.align	2
 235              		.global	PWR_WakeUpPinCmd
 236              		.thumb
 237              		.thumb_func
 239              	PWR_WakeUpPinCmd:
 240              	.LFB33:
 171:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 172:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 173:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 177:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 178:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 241              		.loc 2 179 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 8
 244              		@ frame_needed = 1, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 246 0000 80B4     		push	{r7}
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 7, -4
 249 0002 83B0     		sub	sp, sp, #12
 250              		.cfi_def_cfa_offset 16
 251 0004 00AF     		add	r7, sp, #0
 252              		.cfi_def_cfa_register 7
 253 0006 0346     		mov	r3, r0
 254 0008 FB71     		strb	r3, [r7, #7]
 180:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 182:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 255              		.loc 2 182 0
 256 000a A023     		movs	r3, #160
 257 000c C4F20E23 		movt	r3, 16910
 258 0010 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 259 0012 1A60     		str	r2, [r3]
 183:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 260              		.loc 2 183 0
 261 0014 0C37     		adds	r7, r7, #12
 262 0016 BD46     		mov	sp, r7
 263              		@ sp needed
 264 0018 5DF8047B 		ldr	r7, [sp], #4
 265 001c 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE33:
 269 001e 00BF     		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 270              		.align	2
 271              		.global	PWR_EnterSTOPMode
 272              		.thumb
 273              		.thumb_func
 275              	PWR_EnterSTOPMode:
 276              	.LFB34:
 184:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 185:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 186:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 196:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 197:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 277              		.loc 2 198 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 16
 280              		@ frame_needed = 1, uses_anonymous_args = 0
 281 0000 80B5     		push	{r7, lr}
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 7, -8
 284              		.cfi_offset 14, -4
 285 0002 84B0     		sub	sp, sp, #16
 286              		.cfi_def_cfa_offset 24
 287 0004 00AF     		add	r7, sp, #0
 288              		.cfi_def_cfa_register 7
 289 0006 7860     		str	r0, [r7, #4]
 290 0008 0B46     		mov	r3, r1
 291 000a FB70     		strb	r3, [r7, #3]
 199:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 292              		.loc 2 199 0
 293 000c 0023     		movs	r3, #0
 294 000e FB60     		str	r3, [r7, #12]
 200:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 202:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 203:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 204:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 295              		.loc 2 205 0
 296 0010 4FF4E043 		mov	r3, #28672
 297 0014 C4F20003 		movt	r3, 16384
 298 0018 1B68     		ldr	r3, [r3]
 299 001a FB60     		str	r3, [r7, #12]
 206:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 300              		.loc 2 207 0
 301 001c FB68     		ldr	r3, [r7, #12]
 302 001e 23F00303 		bic	r3, r3, #3
 303 0022 FB60     		str	r3, [r7, #12]
 208:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 304              		.loc 2 209 0
 305 0024 FA68     		ldr	r2, [r7, #12]
 306 0026 7B68     		ldr	r3, [r7, #4]
 307 0028 1343     		orrs	r3, r3, r2
 308 002a FB60     		str	r3, [r7, #12]
 210:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 309              		.loc 2 211 0
 310 002c 4FF4E043 		mov	r3, #28672
 311 0030 C4F20003 		movt	r3, 16384
 312 0034 FA68     		ldr	r2, [r7, #12]
 313 0036 1A60     		str	r2, [r3]
 212:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 314              		.loc 2 213 0
 315 0038 4FF46D43 		mov	r3, #60672
 316 003c CEF20003 		movt	r3, 57344
 317 0040 4FF46D42 		mov	r2, #60672
 318 0044 CEF20002 		movt	r2, 57344
 319 0048 1269     		ldr	r2, [r2, #16]
 320 004a 42F00402 		orr	r2, r2, #4
 321 004e 1A61     		str	r2, [r3, #16]
 214:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 215:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 322              		.loc 2 216 0
 323 0050 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 324 0052 012B     		cmp	r3, #1
 325 0054 02D1     		bne	.L9
 217:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   {   
 218:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     __WFI();
 326              		.loc 2 219 0
 327 0056 FFF7FEFF 		bl	__WFI
 328 005a 01E0     		b	.L10
 329              	.L9:
 220:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 221:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   else
 222:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 223:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     __WFE();
 330              		.loc 2 224 0
 331 005c FFF7FEFF 		bl	__WFE
 332              	.L10:
 225:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 226:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 227:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 333              		.loc 2 228 0
 334 0060 4FF46D43 		mov	r3, #60672
 335 0064 CEF20003 		movt	r3, 57344
 336 0068 4FF46D42 		mov	r2, #60672
 337 006c CEF20002 		movt	r2, 57344
 338 0070 1269     		ldr	r2, [r2, #16]
 339 0072 22F00402 		bic	r2, r2, #4
 340 0076 1A61     		str	r2, [r3, #16]
 229:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 341              		.loc 2 229 0
 342 0078 1037     		adds	r7, r7, #16
 343 007a BD46     		mov	sp, r7
 344              		@ sp needed
 345 007c 80BD     		pop	{r7, pc}
 346              		.cfi_endproc
 347              	.LFE34:
 349 007e 00BF     		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 350              		.align	2
 351              		.global	PWR_EnterSTANDBYMode
 352              		.thumb
 353              		.thumb_func
 355              	PWR_EnterSTANDBYMode:
 356              	.LFB35:
 230:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 231:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 232:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  None
 234:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 235:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 236:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 357              		.loc 2 237 0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 1, uses_anonymous_args = 0
 361 0000 80B5     		push	{r7, lr}
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 7, -8
 364              		.cfi_offset 14, -4
 365 0002 00AF     		add	r7, sp, #0
 366              		.cfi_def_cfa_register 7
 238:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 367              		.loc 2 239 0
 368 0004 4FF4E043 		mov	r3, #28672
 369 0008 C4F20003 		movt	r3, 16384
 370 000c 4FF4E042 		mov	r2, #28672
 371 0010 C4F20002 		movt	r2, 16384
 372 0014 1268     		ldr	r2, [r2]
 373 0016 42F00402 		orr	r2, r2, #4
 374 001a 1A60     		str	r2, [r3]
 240:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 375              		.loc 2 241 0
 376 001c 4FF4E043 		mov	r3, #28672
 377 0020 C4F20003 		movt	r3, 16384
 378 0024 4FF4E042 		mov	r2, #28672
 379 0028 C4F20002 		movt	r2, 16384
 380 002c 1268     		ldr	r2, [r2]
 381 002e 42F00202 		orr	r2, r2, #2
 382 0032 1A60     		str	r2, [r3]
 242:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 383              		.loc 2 243 0
 384 0034 4FF46D43 		mov	r3, #60672
 385 0038 CEF20003 		movt	r3, 57344
 386 003c 4FF46D42 		mov	r2, #60672
 387 0040 CEF20002 		movt	r2, 57344
 388 0044 1269     		ldr	r2, [r2, #16]
 389 0046 42F00402 		orr	r2, r2, #4
 390 004a 1A61     		str	r2, [r3, #16]
 244:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   __force_stores();
 247:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** #endif
 248:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   __WFI();
 391              		.loc 2 249 0
 392 004c FFF7FEFF 		bl	__WFI
 250:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 393              		.loc 2 250 0
 394 0050 80BD     		pop	{r7, pc}
 395              		.cfi_endproc
 396              	.LFE35:
 398 0052 00BF     		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 399              		.align	2
 400              		.global	PWR_GetFlagStatus
 401              		.thumb
 402              		.thumb_func
 404              	PWR_GetFlagStatus:
 405              	.LFB36:
 251:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 252:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 253:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 261:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 406              		.loc 2 262 0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 16
 409              		@ frame_needed = 1, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 411 0000 80B4     		push	{r7}
 412              		.cfi_def_cfa_offset 4
 413              		.cfi_offset 7, -4
 414 0002 85B0     		sub	sp, sp, #20
 415              		.cfi_def_cfa_offset 24
 416 0004 00AF     		add	r7, sp, #0
 417              		.cfi_def_cfa_register 7
 418 0006 7860     		str	r0, [r7, #4]
 263:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 419              		.loc 2 263 0
 420 0008 0023     		movs	r3, #0
 421 000a FB73     		strb	r3, [r7, #15]
 264:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 266:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   
 267:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 422              		.loc 2 267 0
 423 000c 4FF4E043 		mov	r3, #28672
 424 0010 C4F20003 		movt	r3, 16384
 425 0014 5A68     		ldr	r2, [r3, #4]
 426 0016 7B68     		ldr	r3, [r7, #4]
 427 0018 1340     		ands	r3, r3, r2
 428 001a 002B     		cmp	r3, #0
 429 001c 02D0     		beq	.L13
 268:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 269:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     bitstatus = SET;
 430              		.loc 2 269 0
 431 001e 0123     		movs	r3, #1
 432 0020 FB73     		strb	r3, [r7, #15]
 433 0022 01E0     		b	.L14
 434              	.L13:
 270:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 271:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   else
 272:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   {
 273:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 435              		.loc 2 273 0
 436 0024 0023     		movs	r3, #0
 437 0026 FB73     		strb	r3, [r7, #15]
 438              	.L14:
 274:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   }
 275:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   return bitstatus;
 439              		.loc 2 276 0
 440 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 277:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 441              		.loc 2 277 0
 442 002a 1846     		mov	r0, r3
 443 002c 1437     		adds	r7, r7, #20
 444 002e BD46     		mov	sp, r7
 445              		@ sp needed
 446 0030 5DF8047B 		ldr	r7, [sp], #4
 447 0034 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE36:
 451 0036 00BF     		.section	.text.PWR_ClearFlag,"ax",%progbits
 452              		.align	2
 453              		.global	PWR_ClearFlag
 454              		.thumb
 455              		.thumb_func
 457              	PWR_ClearFlag:
 458              	.LFB37:
 278:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** 
 279:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** /**
 280:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   * @retval None
 286:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   */
 287:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** {
 459              		.loc 2 288 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 8
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 464 0000 80B4     		push	{r7}
 465              		.cfi_def_cfa_offset 4
 466              		.cfi_offset 7, -4
 467 0002 83B0     		sub	sp, sp, #12
 468              		.cfi_def_cfa_offset 16
 469 0004 00AF     		add	r7, sp, #0
 470              		.cfi_def_cfa_register 7
 471 0006 7860     		str	r0, [r7, #4]
 289:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 291:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****          
 292:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 472              		.loc 2 292 0
 473 0008 4FF4E043 		mov	r3, #28672
 474 000c C4F20003 		movt	r3, 16384
 475 0010 4FF4E042 		mov	r2, #28672
 476 0014 C4F20002 		movt	r2, 16384
 477 0018 1168     		ldr	r1, [r2]
 478 001a 7A68     		ldr	r2, [r7, #4]
 479 001c 9200     		lsls	r2, r2, #2
 480 001e 0A43     		orrs	r2, r2, r1
 481 0020 1A60     		str	r2, [r3]
 293:../Libraries/StdPeripheralDriver/src/stm32f10x_pwr.c **** }
 482              		.loc 2 293 0
 483 0022 0C37     		adds	r7, r7, #12
 484 0024 BD46     		mov	sp, r7
 485              		@ sp needed
 486 0026 5DF8047B 		ldr	r7, [sp], #4
 487 002a 7047     		bx	lr
 488              		.cfi_endproc
 489              	.LFE37:
 491              		.text
 492              	.Letext0:
 493              		.file 3 "c:\\tools\\arm-none-eabi\\include\\stdint.h"
 494              		.file 4 "D:\\pall\\workspace\\Snack_stm32_drv_modbus\\Libraries\\CMSIS/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:19     .text.__WFI:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:23     .text.__WFI:00000000 __WFI
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:49     .text.__WFE:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:53     .text.__WFE:00000000 __WFE
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:78     .text.PWR_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:83     .text.PWR_DeInit:00000000 PWR_DeInit
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:110    .text.PWR_BackupAccessCmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:115    .text.PWR_BackupAccessCmd:00000000 PWR_BackupAccessCmd
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:146    .text.PWR_PVDCmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:151    .text.PWR_PVDCmd:00000000 PWR_PVDCmd
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:182    .text.PWR_PVDLevelConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:187    .text.PWR_PVDLevelConfig:00000000 PWR_PVDLevelConfig
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:234    .text.PWR_WakeUpPinCmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:239    .text.PWR_WakeUpPinCmd:00000000 PWR_WakeUpPinCmd
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:270    .text.PWR_EnterSTOPMode:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:275    .text.PWR_EnterSTOPMode:00000000 PWR_EnterSTOPMode
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:350    .text.PWR_EnterSTANDBYMode:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:355    .text.PWR_EnterSTANDBYMode:00000000 PWR_EnterSTANDBYMode
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:399    .text.PWR_GetFlagStatus:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:404    .text.PWR_GetFlagStatus:00000000 PWR_GetFlagStatus
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:452    .text.PWR_ClearFlag:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccpwqyWF.s:457    .text.PWR_ClearFlag:00000000 PWR_ClearFlag
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.98ffea2db242cfdb58f411f7407f2b59
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.newlib.h.8.384a112feabb3bef7b573ae48cde2e3b
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4.config.h.183.aa62afef667fb61d15fa64c48beb2f14
                           .group:00000000 wm4._ansi.h.23.5644b60c990a4800b02a6e654e88f93a
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:00000000 wm4.stm32f10x_conf.h.2.f1a8c33f0a763aeef696fee38b2b2dbc
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_pwr.h.58.354f21f5b361fcd5696119ebefe92201
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
