###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux x86_64(Host ID work-eda)
#  Generated on:      Fri Oct 16 16:29:25 2020
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.953
= Slack Time                   -0.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.111 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.082 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.244 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.392 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.514 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.683 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.833 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.377 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.702 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.013 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.346 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.489 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.660 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.805 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.659 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.805 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.099 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.236 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.388 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.659 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.787 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.933 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.071 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.343 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.617 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.747 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.246 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.468 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.705 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.814 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.894 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.072 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.167 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.259 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.369 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.470 | 
     | U1796                                              | B1 v -> Y ^  | AOI22X1   | 0.943 | 0.587 |   9.606 |    9.057 | 
     | FE_OFC547_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^   | CLKBUFX8  | 0.273 | 0.309 |   9.915 |    9.366 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[7] ^       | RA1SHD    | 0.358 | 0.038 |   9.953 |    9.404 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.548 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.548 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.949
= Slack Time                   -0.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.546 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.084 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.395 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.685 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.836 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.921 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.380 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.810 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.234 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.385 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.528 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.391 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.790 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.936 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.074 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.346 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.480 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.620 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.032 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.315 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.471 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.708 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.817 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.896 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.075 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.170 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.262 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.372 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.473 | 
     | U1817                                              | B1 v -> Y ^  | AOI22X1   | 0.915 | 0.571 |   9.590 |    9.044 | 
     | FE_OFC512_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^   | CLKBUFX8  | 0.282 | 0.305 |   9.895 |    9.349 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[11] ^      | RA1SHD    | 0.426 | 0.054 |   9.949 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.546 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.546 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.942
= Slack Time                   -0.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.538 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.093 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.255 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.403 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.694 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.844 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.113 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.388 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.819 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.024 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.357 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.500 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.394 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.110 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.399 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.944 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.082 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.488 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.628 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.758 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.086 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.375 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.529 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.479 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.716 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.825 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.905 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.083 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.178 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.270 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.380 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.481 | 
     | U1796                                              | B1 v -> Y ^  | AOI22X1   | 0.943 | 0.587 |   9.606 |    9.068 | 
     | FE_OFC547_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^   | CLKBUFX8  | 0.273 | 0.309 |   9.915 |    9.377 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[7] ^       | RA1SHD    | 0.357 | 0.027 |   9.942 |    9.404 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.538 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.538 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.940
= Slack Time                   -0.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.099 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.094 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.404 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.695 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.845 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.930 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.714 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.912 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.358 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.096 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.243 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.395 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.400 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.945 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.083 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.629 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.759 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.377 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.914 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.258 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.480 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.717 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.826 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.906 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.085 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.179 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.271 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.381 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.482 | 
     | U1817                                              | B1 v -> Y ^  | AOI22X1   | 0.915 | 0.571 |   9.590 |    9.054 | 
     | FE_OFC512_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^   | CLKBUFX8  | 0.282 | 0.305 |   9.895 |    9.359 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[11] ^      | RA1SHD    | 0.420 | 0.044 |   9.940 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.536 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.536 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.915
= Slack Time                   -0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.118 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.280 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.719 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.954 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.138 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.844 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.936 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.049 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.252 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.841 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.120 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.267 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.419 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.561 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.694 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.841 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.694 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.823 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.379 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.111 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.264 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.400 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.833 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.938 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.065 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.504 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.741 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.850 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.930 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.108 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.203 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.295 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.405 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.506 | 
     | U1796                                              | B1 v -> Y ^  | AOI22X1   | 0.943 | 0.587 |   9.606 |    9.093 | 
     | FE_OFC546_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^   | BUFX3     | 0.354 | 0.304 |   9.910 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[7] ^       | RA1SHD    | 0.459 | 0.005 |   9.915 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.513 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.513 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.914
= Slack Time                   -0.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.074 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.119 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.720 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.871 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.955 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.414 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.739 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.845 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.974 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.051 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.697 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.842 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    2.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.121 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.420 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.843 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    3.987 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.274 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.425 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.561 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.825 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.970 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.251 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.381 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.515 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.935 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.402 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.698 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.834 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.283 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.506 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.742 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.852 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.931 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.110 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.204 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.297 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.406 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.507 | 
     | U1796                                              | B1 v -> Y ^  | AOI22X1   | 0.943 | 0.587 |   9.606 |    9.095 | 
     | FE_OFC546_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^   | BUFX3     | 0.354 | 0.304 |   9.910 |    9.399 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[7] ^       | RA1SHD    | 0.459 | 0.004 |   9.914 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.511 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.511 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.899
= Slack Time                   -0.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.496 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.134 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.445 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.480 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.735 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.755 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.398 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.542 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.136 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.711 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.152 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.711 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.124 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.396 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.799 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.128 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.417 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.570 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.850 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.954 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.082 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.521 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.757 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.867 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.946 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.125 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.220 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.312 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.422 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.523 | 
     | U1817                                              | B1 v -> Y ^  | AOI22X1   | 0.915 | 0.571 |   9.590 |    9.094 | 
     | FE_OFC511_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^   | BUFX3     | 0.353 | 0.303 |   9.893 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[11] ^      | RA1SHD    | 0.457 | 0.006 |   9.899 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.496 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.496 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.896
= Slack Time                   -0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.494 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.137 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.447 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.157 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.757 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.955 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.992 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.068 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.271 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.715 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.437 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.005 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.842 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.988 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.126 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.398 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.532 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.283 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.419 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.715 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.852 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.523 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.760 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.869 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.949 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.127 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.222 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.314 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.424 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.525 | 
     | U1817                                              | B1 v -> Y ^  | AOI22X1   | 0.915 | 0.571 |   9.590 |    9.096 | 
     | FE_OFC511_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^   | BUFX3     | 0.353 | 0.303 |   9.893 |    9.399 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[11] ^      | RA1SHD    | 0.457 | 0.003 |   9.896 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.494 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.494 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.895
= Slack Time                   -0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.137 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.889 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.974 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.758 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.955 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.545 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.716 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.005 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.581 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.714 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.005 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.292 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.714 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.843 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.988 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.127 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.399 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.533 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.953 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.420 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.716 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.085 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.368 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.524 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.760 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.870 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.949 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.128 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.222 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.337 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.458 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.565 | 
     | U1789                                              | B1 v -> Y ^  | AOI22X1   | 0.726 | 0.465 |   9.523 |    9.030 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^   | CLKBUFX8  | 0.363 | 0.348 |   9.870 |    9.377 | 
     | u0_uRAM_u_asic_rom_u3                              | A[9] ^       | RA1SHD    | 0.475 | 0.025 |   9.895 |    9.402 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.493 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.493 | 
     +---------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.894
= Slack Time                   -0.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.054 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.139 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.449 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.571 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.890 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.975 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.159 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.434 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.759 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.994 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.273 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.403 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.546 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.717 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.862 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.288 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.582 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.716 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.862 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.157 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.445 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.581 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.716 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.845 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.128 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.271 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.400 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.674 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.804 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.955 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.132 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.421 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.718 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.854 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.086 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.370 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.525 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.762 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.871 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.951 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.129 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.224 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.339 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.460 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.567 | 
     | U1789                                              | B1 v -> Y ^  | AOI22X1   | 0.726 | 0.465 |   9.523 |    9.031 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^   | CLKBUFX8  | 0.363 | 0.348 |   9.870 |    9.379 | 
     | u0_uRAM_u_asic_rom_u1                              | A[9] ^       | RA1SHD    | 0.474 | 0.024 |   9.894 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.491 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.491 | 
     +---------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.891
= Slack Time                   -0.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.489 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.052 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.141 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.304 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.452 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.488 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.893 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.978 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.437 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.997 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.406 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.720 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.864 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.144 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.585 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.718 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.159 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.584 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.718 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.131 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.273 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.403 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.288 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.720 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.089 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.372 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.528 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.765 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.874 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.953 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.132 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.227 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.341 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.462 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.569 | 
     | U1816                                              | B1 v -> Y ^  | AOI22X1   | 0.710 | 0.461 |   9.519 |    9.030 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^   | CLKBUFX8  | 0.360 | 0.342 |   9.861 |    9.372 | 
     | u0_uRAM_u_asic_rom_u3                              | A[11] ^      | RA1SHD    | 0.473 | 0.031 |   9.891 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.489 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.889
= Slack Time                   -0.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.486 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.049 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.144 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.455 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.745 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    1.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.076 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.408 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.445 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.588 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.586 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.850 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.995 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.406 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.540 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.964 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.091 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.375 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.531 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.767 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.877 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.956 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.135 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.229 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.344 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.465 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.572 | 
     | U1789                                              | B1 v -> Y ^  | AOI22X1   | 0.726 | 0.465 |   9.523 |    9.037 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^   | CLKBUFX8  | 0.363 | 0.348 |   9.870 |    9.384 | 
     | u0_uRAM_u_asic_rom_u0                              | A[9] ^       | RA1SHD    | 0.471 | 0.018 |   9.889 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.486 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.486 | 
     +---------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.886
= Slack Time                   -0.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.046 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.147 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.309 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.457 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.983 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.767 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.965 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.411 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.725 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.590 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.015 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.998 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.136 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.408 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.812 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.963 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.140 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.862 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.967 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.378 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.533 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.770 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.879 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.959 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.137 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.232 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.347 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.468 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.575 | 
     | U1816                                              | B1 v -> Y ^  | AOI22X1   | 0.710 | 0.461 |   9.519 |    9.036 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^   | CLKBUFX8  | 0.360 | 0.342 |   9.861 |    9.378 | 
     | u0_uRAM_u_asic_rom_u1                              | A[11] ^      | RA1SHD    | 0.469 | 0.025 |   9.886 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.483 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.483 | 
     +---------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.885
= Slack Time                   -0.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.046 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.147 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.494 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.768 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.966 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.079 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.412 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.015 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.871 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.590 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    4.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.683 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.813 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.963 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.967 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.378 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.534 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.771 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.880 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.960 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.138 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.233 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.347 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.468 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.575 | 
     | U1789                                              | B1 v -> Y ^  | AOI22X1   | 0.726 | 0.465 |   9.523 |    9.040 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^   | CLKBUFX8  | 0.363 | 0.348 |   9.870 |    9.387 | 
     | u0_uRAM_u_asic_rom_u2                              | A[9] ^       | RA1SHD    | 0.471 | 0.015 |   9.885 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.483 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.483 | 
     +---------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.881
= Slack Time                   -0.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.152 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.462 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.498 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.584 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.903 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.988 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.447 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.772 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.878 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.970 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.083 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.416 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.559 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.687 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.968 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.145 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.588 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.731 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.972 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.099 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.538 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.775 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.884 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.964 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.142 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.237 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.352 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.473 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.580 | 
     | U1816                                              | B1 v -> Y ^  | AOI22X1   | 0.710 | 0.461 |   9.519 |    9.041 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^   | CLKBUFX8  | 0.360 | 0.342 |   9.861 |    9.383 | 
     | u0_uRAM_u_asic_rom_u0                              | A[11] ^      | RA1SHD    | 0.466 | 0.020 |   9.881 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.478 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.478 | 
     +---------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[10]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.881
= Slack Time                   -0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.153 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.315 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.585 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.173 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.417 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.731 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.142 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.414 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.688 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.539 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.776 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.885 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.965 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.144 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.238 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.330 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.440 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.541 | 
     | U1818                                              | B1 v -> Y ^  | AOI22X1   | 0.798 | 0.509 |   9.527 |    9.050 | 
     | FE_OFC510_u0_uAHB2MEM_SRAMADDR_10_                 | A ^ -> Y ^   | CLKBUFX8  | 0.283 | 0.290 |   9.817 |    9.340 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[10] ^      | RA1SHD    | 0.419 | 0.064 |   9.881 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.477 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.477 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.880
= Slack Time                   -0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.153 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.585 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.173 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.085 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.417 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.731 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.142 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.415 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.688 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.539 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.776 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.885 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.965 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.144 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.238 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.353 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.474 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.581 | 
     | U1816                                              | B1 v -> Y ^  | AOI22X1   | 0.710 | 0.461 |   9.519 |    9.042 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^   | CLKBUFX8  | 0.360 | 0.342 |   9.861 |    9.384 | 
     | u0_uRAM_u_asic_rom_u2                              | A[11] ^      | RA1SHD    | 0.466 | 0.019 |   9.880 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.477 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.477 | 
     +---------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[7]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.881
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.475 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.155 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.587 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.881 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.086 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.419 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.733 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.878 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.157 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.304 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.456 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.878 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.309 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.461 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.597 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.144 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.416 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.690 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.148 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.437 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.733 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.975 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.319 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.386 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.541 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.778 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.887 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.967 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.145 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.240 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.355 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.475 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.582 | 
     | U1797                                              | B1 v -> Y ^  | AOI22X1   | 0.693 | 0.447 |   9.505 |    9.029 | 
     | FE_OFC543_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | BUFX3     | 0.126 | 0.169 |   9.673 |    9.198 | 
     | FE_OFC544_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | CLKBUFX8  | 0.186 | 0.183 |   9.856 |    9.381 | 
     | u0_uRAM_u_asic_rom_u3                              | A[7] ^       | RA1SHD    | 0.252 | 0.025 |   9.881 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.475 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.475 | 
     +---------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[10]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.872
= Slack Time                   -0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.468 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.162 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.508 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.763 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    0.998 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.182 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.457 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.782 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.980 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.739 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.030 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.180 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.468 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.604 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.739 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.013 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.151 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.423 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.558 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.697 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.978 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.445 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.741 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.393 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.548 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.785 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.894 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.974 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.153 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.247 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.339 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.449 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.550 | 
     | U1818                                              | B1 v -> Y ^  | AOI22X1   | 0.798 | 0.509 |   9.527 |    9.059 | 
     | FE_OFC510_u0_uAHB2MEM_SRAMADDR_10_                 | A ^ -> Y ^   | CLKBUFX8  | 0.283 | 0.290 |   9.817 |    9.349 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[10] ^      | RA1SHD    | 0.419 | 0.055 |   9.872 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.468 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.468 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[7]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.871
= Slack Time                   -0.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.028 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.165 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.328 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.476 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.597 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.766 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.786 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.891 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.983 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.097 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.572 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.032 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.889 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.033 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.183 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.320 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.871 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.561 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.700 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.830 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.601 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.744 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.880 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.329 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.396 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.552 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.788 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.898 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.977 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.156 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.250 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.365 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.486 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.593 | 
     | U1797                                              | B1 v -> Y ^  | AOI22X1   | 0.693 | 0.447 |   9.505 |    9.040 | 
     | FE_OFC543_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | BUFX3     | 0.126 | 0.169 |   9.673 |    9.208 | 
     | FE_OFC544_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | CLKBUFX8  | 0.186 | 0.183 |   9.856 |    9.391 | 
     | u0_uRAM_u_asic_rom_u2                              | A[7] ^       | RA1SHD    | 0.245 | 0.015 |   9.871 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.465 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.465 | 
     +---------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[7]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.866
= Slack Time                   -0.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.170 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.333 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.602 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.922 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.791 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.988 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.305 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.434 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.893 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.320 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.747 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.894 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.476 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.613 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.747 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.160 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.835 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.163 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.606 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.118 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.557 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.793 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.903 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.982 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.161 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.255 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.370 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.491 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.598 | 
     | U1797                                              | B1 v -> Y ^  | AOI22X1   | 0.693 | 0.447 |   9.505 |    9.045 | 
     | FE_OFC543_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | BUFX3     | 0.126 | 0.169 |   9.673 |    9.214 | 
     | FE_OFC545_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | CLKBUFX8  | 0.172 | 0.177 |   9.851 |    9.391 | 
     | u0_uRAM_u_asic_rom_u1                              | A[7] ^       | RA1SHD    | 0.223 | 0.016 |   9.866 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.460 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.460 | 
     +---------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.862
= Slack Time                   -0.459
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.172 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.604 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.772 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.467 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.792 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.103 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.321 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.189 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.161 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.707 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.987 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.119 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.336 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.402 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.558 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.795 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.904 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.984 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.162 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.257 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.349 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.459 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.560 | 
     | U1805                                              | B1 v -> Y ^  | AOI22X1   | 0.766 | 0.488 |   9.506 |    9.047 | 
     | FE_OFC534_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^   | CLKBUFX8  | 0.290 | 0.291 |   9.797 |    9.339 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[4] ^       | RA1SHD    | 0.431 | 0.064 |   9.862 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.459 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.459 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[7]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.861
= Slack Time                   -0.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.176 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.338 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.486 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.927 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.196 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    1.994 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.043 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.044 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.193 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.330 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.618 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.881 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.437 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.571 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.711 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.841 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.992 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.169 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.322 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.612 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.891 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    6.996 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.123 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.562 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.799 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.908 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.988 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.166 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.261 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.376 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.496 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.603 | 
     | U1797                                              | B1 v -> Y ^  | AOI22X1   | 0.693 | 0.447 |   9.505 |    9.050 | 
     | FE_OFC543_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | BUFX3     | 0.126 | 0.169 |   9.673 |    9.219 | 
     | FE_OFC545_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^   | CLKBUFX8  | 0.172 | 0.177 |   9.851 |    9.396 | 
     | u0_uRAM_u_asic_rom_u0                              | A[7] ^       | RA1SHD    | 0.223 | 0.010 |   9.861 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.454 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.454 | 
     +---------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.851
= Slack Time                   -0.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.182 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.345 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.528 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.000 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.446 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.760 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.905 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.049 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.331 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.625 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.759 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.200 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.488 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.624 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.759 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.033 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.444 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.717 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    5.998 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.329 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.618 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.346 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.569 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.805 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.915 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    7.994 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.173 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.267 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.360 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.469 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.570 | 
     | U1805                                              | B1 v -> Y ^  | AOI22X1   | 0.766 | 0.488 |   9.506 |    9.058 | 
     | FE_OFC534_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^   | CLKBUFX8  | 0.290 | 0.291 |   9.797 |    9.349 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[4] ^       | RA1SHD    | 0.431 | 0.054 |   9.851 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.448 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.448 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[6]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.843
= Slack Time                   -0.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.190 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.353 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.791 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.486 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.811 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.916 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.046 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.455 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.769 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.193 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.767 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.914 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.208 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.345 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.497 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.633 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.767 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.180 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.322 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.452 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.586 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.856 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.626 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.769 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.138 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.421 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.577 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.814 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.923 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.002 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.181 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.276 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.368 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.478 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.579 | 
     | U1799                                              | B1 v -> Y ^  | AOI22X1   | 0.741 | 0.472 |   9.491 |    9.051 | 
     | FE_OFC542_u0_uAHB2MEM_SRAMADDR_6_                  | A ^ -> Y ^   | CLKBUFX8  | 0.289 | 0.288 |   9.779 |    9.339 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[6] ^       | RA1SHD    | 0.430 | 0.064 |   9.843 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.440 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.440 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.844
= Slack Time                   -0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |   -0.001 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.192 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.538 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.624 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.793 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.028 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.212 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.487 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.812 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.047 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.123 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.456 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.599 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.770 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.915 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.194 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.341 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.635 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.769 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.915 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.060 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.210 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.347 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.498 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.769 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.043 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.588 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.727 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.338 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.474 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.628 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.907 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.356 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.423 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.578 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.815 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.924 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.004 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.182 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.277 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.392 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.513 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.620 | 
     | U1819                                              | B1 v -> Y ^  | AOI22X1   | 0.692 | 0.451 |   9.509 |    9.070 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | BUFX3     | 0.078 | 0.135 |   9.644 |    9.206 | 
     | FE_OFC507_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | CLKBUFX8  | 0.183 | 0.173 |   9.817 |    9.378 | 
     | u0_uRAM_u_asic_rom_u3                              | A[10] ^      | RA1SHD    | 0.248 | 0.027 |   9.844 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.438 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.438 | 
     +---------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[6]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.835
= Slack Time                   -0.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.005 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.198 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.361 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.509 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.545 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.630 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.799 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.035 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.494 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.819 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.924 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.054 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.333 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.606 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.921 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.201 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.348 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.922 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.067 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.353 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.330 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.734 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.864 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.345 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.914 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.363 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.585 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.822 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.931 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.011 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.189 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.284 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.376 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.486 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.587 | 
     | U1799                                              | B1 v -> Y ^  | AOI22X1   | 0.741 | 0.472 |   9.491 |    9.059 | 
     | FE_OFC542_u0_uAHB2MEM_SRAMADDR_6_                  | A ^ -> Y ^   | CLKBUFX8  | 0.289 | 0.288 |   9.779 |    9.347 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[6] ^       | RA1SHD    | 0.430 | 0.056 |   9.835 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.432 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.432 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[10]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.833
= Slack Time                   -0.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.200 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.363 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.546 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.801 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.495 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.821 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.926 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.055 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.132 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.335 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.778 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.067 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.644 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.924 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.068 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.218 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.506 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.051 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.332 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.462 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.735 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.193 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.347 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.636 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.916 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.148 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.587 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.823 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.933 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.012 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.191 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.285 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.378 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.487 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.589 | 
     | U1818                                              | B1 v -> Y ^  | AOI22X1   | 0.798 | 0.509 |   9.527 |    9.097 | 
     | FE_OFC509_u0_uAHB2MEM_SRAMADDR_10_                 | A ^ -> Y ^   | BUFX3     | 0.353 | 0.300 |   9.827 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[10] ^      | RA1SHD    | 0.458 | 0.006 |   9.833 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.430 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.430 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[10]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.831
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.202 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.803 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.953 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.497 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.822 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.928 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.057 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.336 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.780 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.351 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.645 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.926 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.357 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.508 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.644 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.053 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.638 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.781 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.589 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.825 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.934 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.014 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.193 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.287 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.380 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.489 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.590 | 
     | U1818                                              | B1 v -> Y ^  | AOI22X1   | 0.798 | 0.509 |   9.527 |    9.099 | 
     | FE_OFC509_u0_uAHB2MEM_SRAMADDR_10_                 | A ^ -> Y ^   | BUFX3     | 0.353 | 0.300 |   9.827 |    9.399 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[10] ^      | RA1SHD    | 0.458 | 0.004 |   9.831 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.428 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.428 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.834
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.202 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.803 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.954 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.497 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.823 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.928 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.057 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.780 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.351 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.646 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.926 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.357 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.508 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.644 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.053 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.638 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.781 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.589 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.825 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.935 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.014 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.193 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.287 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.402 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.523 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.630 | 
     | U1819                                              | B1 v -> Y ^  | AOI22X1   | 0.692 | 0.451 |   9.509 |    9.081 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | BUFX3     | 0.078 | 0.135 |   9.644 |    9.216 | 
     | FE_OFC508_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | CLKBUFX8  | 0.176 | 0.169 |   9.813 |    9.385 | 
     | u0_uRAM_u_asic_rom_u1                              | A[10] ^      | RA1SHD    | 0.231 | 0.021 |   9.834 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.428 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.428 | 
     +---------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.831
= Slack Time                   -0.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.425 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.205 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.368 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.637 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.826 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.061 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.469 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.613 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.928 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.207 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.506 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.649 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.782 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.223 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.648 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.782 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.467 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.601 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.352 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.488 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.921 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.153 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.369 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.592 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.828 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.938 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.017 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.196 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.290 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.405 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.526 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.633 | 
     | U1819                                              | B1 v -> Y ^  | AOI22X1   | 0.692 | 0.451 |   9.509 |    9.084 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | BUFX3     | 0.078 | 0.135 |   9.644 |    9.219 | 
     | FE_OFC507_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | CLKBUFX8  | 0.183 | 0.173 |   9.817 |    9.392 | 
     | u0_uRAM_u_asic_rom_u2                              | A[10] ^      | RA1SHD    | 0.242 | 0.014 |   9.831 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.425 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.425 | 
     +---------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[9]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.827
= Slack Time                   -0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.013 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.206 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.369 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.553 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.638 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.958 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.043 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.932 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.062 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.138 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.341 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.785 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.074 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.356 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.650 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.930 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.361 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.649 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.912 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.196 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.338 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.468 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.602 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.200 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.353 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.489 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.785 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.922 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.371 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.437 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.593 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.830 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.939 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.019 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.197 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.292 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.384 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.494 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.595 | 
     | U1792                                              | B1 v -> Y ^  | AOI22X1   | 0.734 | 0.469 |   9.487 |    9.064 | 
     | FE_OFC556_u0_uAHB2MEM_SRAMADDR_9_                  | A ^ -> Y ^   | CLKBUFX8  | 0.281 | 0.292 |   9.779 |    9.355 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[9] ^       | RA1SHD    | 0.419 | 0.048 |   9.827 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.424 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.424 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.829
= Slack Time                   -0.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.423 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.207 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.370 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.639 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.044 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.828 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.933 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.063 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.342 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.786 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.930 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.210 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.357 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.508 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.651 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.362 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.514 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.650 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.339 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.469 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.603 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.201 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.643 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.786 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.372 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.594 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.831 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.940 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.019 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.198 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.293 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.407 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.528 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.635 | 
     | U1819                                              | B1 v -> Y ^  | AOI22X1   | 0.692 | 0.451 |   9.509 |    9.086 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | BUFX3     | 0.078 | 0.135 |   9.644 |    9.221 | 
     | FE_OFC508_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^   | CLKBUFX8  | 0.176 | 0.169 |   9.813 |    9.390 | 
     | u0_uRAM_u_asic_rom_u0                              | A[10] ^      | RA1SHD    | 0.229 | 0.016 |   9.829 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.423 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.423 | 
     +---------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[9]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.815
= Slack Time                   -0.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.411 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.219 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.565 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.651 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.055 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.514 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.945 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.074 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.151 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.626 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.086 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.221 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.368 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.374 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.351 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.884 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.035 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.212 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.655 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.606 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.842 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.952 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.031 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.210 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.304 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.397 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.506 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.607 | 
     | U1792                                              | B1 v -> Y ^  | AOI22X1   | 0.734 | 0.469 |   9.487 |    9.076 | 
     | FE_OFC556_u0_uAHB2MEM_SRAMADDR_9_                  | A ^ -> Y ^   | CLKBUFX8  | 0.281 | 0.292 |   9.779 |    9.368 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[9] ^       | RA1SHD    | 0.408 | 0.035 |   9.815 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.411 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.411 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.813
= Slack Time                   -0.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.410 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.220 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.652 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.821 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.515 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.946 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.151 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.627 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.369 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.521 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.088 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.374 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.071 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.352 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.755 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.036 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.213 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.656 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.935 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.451 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.606 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.843 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.952 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.032 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.210 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.305 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.397 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.507 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.608 | 
     | U1805                                              | B1 v -> Y ^  | AOI22X1   | 0.766 | 0.488 |   9.506 |    9.096 | 
     | FE_OFC533_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^   | BUFX3     | 0.356 | 0.301 |   9.807 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[4] ^       | RA1SHD    | 0.462 | 0.006 |   9.813 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.410 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.410 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.812
= Slack Time                   -0.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.028 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.221 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.532 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.822 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.842 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.077 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.153 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.356 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.629 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.944 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.089 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.223 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.371 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.665 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.945 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.089 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.376 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.927 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.072 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.353 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.617 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.215 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.368 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.504 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.657 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.169 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.385 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.452 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.608 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.844 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.954 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.033 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.212 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.307 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.399 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.509 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.610 | 
     | U1805                                              | B1 v -> Y ^  | AOI22X1   | 0.766 | 0.488 |   9.506 |    9.097 | 
     | FE_OFC533_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^   | BUFX3     | 0.356 | 0.301 |   9.807 |    9.398 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[4] ^       | RA1SHD    | 0.462 | 0.004 |   9.812 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.409 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.409 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[6]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.796
= Slack Time                   -0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.394 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.043 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.236 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.399 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.547 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.668 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.988 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.532 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.055 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.092 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.371 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.644 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.104 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.386 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.680 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.813 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.391 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.813 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.088 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.368 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.498 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.772 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.052 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.519 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.467 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.623 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.860 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.969 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.049 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.227 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.322 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.414 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.524 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.625 | 
     | U1799                                              | B1 v -> Y ^  | AOI22X1   | 0.741 | 0.472 |   9.491 |    9.097 | 
     | FE_OFC541_u0_uAHB2MEM_SRAMADDR_6_                  | A ^ -> Y ^   | BUFX3     | 0.356 | 0.300 |   9.790 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[6] ^       | RA1SHD    | 0.461 | 0.006 |   9.796 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.394 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.394 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[6]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.795
= Slack Time                   -0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.392 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.045 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.238 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.400 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.584 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.670 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.074 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.258 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.533 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.964 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.169 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.372 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.645 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.387 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.539 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.106 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.255 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.392 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.680 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.089 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.370 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.633 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.903 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.054 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.674 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.953 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.402 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.469 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.624 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.861 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.970 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.050 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.228 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.323 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.415 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.525 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.626 | 
     | U1799                                              | B1 v -> Y ^  | AOI22X1   | 0.741 | 0.472 |   9.491 |    9.098 | 
     | FE_OFC541_u0_uAHB2MEM_SRAMADDR_6_                  | A ^ -> Y ^   | BUFX3     | 0.356 | 0.300 |   9.790 |    9.398 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[6] ^       | RA1SHD    | 0.461 | 0.005 |   9.795 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.392 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.392 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[9]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.792
= Slack Time                   -0.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.048 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.241 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.404 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.552 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.587 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.842 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.261 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.862 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.967 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.096 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.173 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.376 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.648 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.819 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.964 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.108 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.243 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.390 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.542 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.685 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.965 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.259 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.396 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.547 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.683 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.092 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.373 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.637 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.776 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.057 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.234 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.388 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.061 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.405 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.628 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.864 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.974 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.053 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.232 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.326 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.419 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.528 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.630 | 
     | U1792                                              | B1 v -> Y ^  | AOI22X1   | 0.734 | 0.469 |   9.487 |    9.098 | 
     | FE_OFC555_u0_uAHB2MEM_SRAMADDR_9_                  | A ^ -> Y ^   | BUFX3     | 0.354 | 0.299 |   9.786 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[9] ^       | RA1SHD    | 0.459 | 0.006 |   9.792 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.389 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.389 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[9]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.790
= Slack Time                   -0.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.387 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.243 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.405 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.553 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.675 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.844 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    0.994 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.079 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.263 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.538 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.061 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.098 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.377 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.650 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.821 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.966 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.110 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.392 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.686 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.966 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.111 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.261 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.398 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.685 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.375 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.504 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.639 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.778 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.236 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.822 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.958 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.063 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.474 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.629 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.866 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.975 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.055 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.234 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.328 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.420 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.530 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.631 | 
     | U1792                                              | B1 v -> Y ^  | AOI22X1   | 0.734 | 0.469 |   9.487 |    9.100 | 
     | FE_OFC555_u0_uAHB2MEM_SRAMADDR_9_                  | A ^ -> Y ^   | BUFX3     | 0.354 | 0.299 |   9.786 |    9.399 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[9] ^       | RA1SHD    | 0.459 | 0.004 |   9.790 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.387 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.387 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.399
- Arrival Time                  9.767
= Slack Time                   -0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.263 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.425 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.695 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.864 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.099 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.283 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.558 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.883 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    1.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.081 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.118 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.194 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.397 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.670 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.841 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    2.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.412 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.564 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.706 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    3.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.131 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.280 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.417 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.968 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.252 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.395 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.658 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.928 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.079 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.545 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.699 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.841 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    6.978 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.083 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.210 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.494 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.649 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.886 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    7.995 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.075 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.253 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.348 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.440 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.550 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.651 | 
     | U1794                                              | B1 v -> Y ^  | AOI22X2   | 0.476 | 0.323 |   9.341 |    8.974 | 
     | FE_OFC548_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y v   | INVX1     | 0.133 | 0.085 |   9.426 |    9.059 | 
     | FE_OFC549_u0_uAHB2MEM_SRAMADDR_8_                  | A v -> Y ^   | INVX1     | 0.535 | 0.337 |   9.763 |    9.396 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[8] ^       | RA1SHD    | 0.694 | 0.004 |   9.767 |    9.399 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.367 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.367 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.400
- Arrival Time                  9.737
= Slack Time                   -0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.293 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.456 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.604 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.640 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.725 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.894 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.045 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.914 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.558 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.701 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.161 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.600 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.736 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    4.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.145 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.283 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.425 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.689 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.829 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.113 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.680 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.917 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.026 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.106 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.284 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.379 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.471 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.581 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.682 | 
     | U1794                                              | B1 v -> Y ^  | AOI22X2   | 0.476 | 0.323 |   9.341 |    9.005 | 
     | FE_OFC548_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y v   | INVX1     | 0.133 | 0.085 |   9.426 |    9.089 | 
     | FE_OFC551_u0_uAHB2MEM_SRAMADDR_8_                  | A v -> Y ^   | INVX1     | 0.484 | 0.308 |   9.735 |    9.398 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[8] ^       | RA1SHD    | 0.628 | 0.002 |   9.737 |    9.400 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.337 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.337 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[3]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.715
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.125 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.318 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.629 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.665 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.919 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.339 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.044 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.250 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.186 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.321 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.468 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.187 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.336 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.625 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.024 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.714 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.854 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.601 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.755 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.034 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.138 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.705 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.942 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.051 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.131 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.309 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.404 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.496 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.606 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.707 | 
     | U1809                                              | B1 v -> Y ^  | AOI22X1   | 0.535 | 0.350 |   9.369 |    9.057 | 
     | FE_OFC527_u0_uAHB2MEM_SRAMADDR_3_                  | A ^ -> Y ^   | CLKBUFX8  | 0.301 | 0.279 |   9.647 |    9.336 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[3] ^       | RA1SHD    | 0.448 | 0.067 |   9.715 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.312 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[3]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.703
= Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.330 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.676 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.081 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.625 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.148 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.053 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.332 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.479 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.631 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.907 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.054 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.348 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.636 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.772 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.907 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.036 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.319 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.462 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.592 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.726 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    5.995 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.323 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.613 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.766 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.045 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.494 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.561 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.716 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.953 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.062 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.142 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.321 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.415 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.507 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.617 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.718 | 
     | U1809                                              | B1 v -> Y ^  | AOI22X1   | 0.535 | 0.350 |   9.369 |    9.068 | 
     | FE_OFC527_u0_uAHB2MEM_SRAMADDR_3_                  | A ^ -> Y ^   | CLKBUFX8  | 0.301 | 0.279 |   9.647 |    9.347 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[3] ^       | RA1SHD    | 0.448 | 0.056 |   9.703 |    9.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.300 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[3]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.690
= Slack Time                   -0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.153 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.346 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.509 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.657 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.693 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.778 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.098 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.183 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.967 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.072 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.278 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.611 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.496 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.647 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.790 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.789 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.052 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.336 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.882 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.629 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.782 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.062 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.733 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.970 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.079 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.158 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.337 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.432 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.524 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.634 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.735 | 
     | U1809                                              | B1 v -> Y ^  | AOI22X1   | 0.535 | 0.350 |   9.369 |    9.085 | 
     | FE_OFC525_u0_uAHB2MEM_SRAMADDR_3_                  | A ^ -> Y v   | INVX1     | 0.207 | 0.159 |   9.528 |    9.244 | 
     | FE_OFC526_u0_uAHB2MEM_SRAMADDR_3_                  | A v -> Y ^   | CLKINVX3  | 0.196 | 0.158 |   9.686 |    9.402 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[3] ^       | RA1SHD    | 0.255 | 0.003 |   9.690 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.284 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.284 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[3]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.678
= Slack Time                   -0.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.358 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.521 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.704 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.790 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.110 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.378 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.979 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.176 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.213 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.936 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.081 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.659 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.935 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.082 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.376 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.935 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.064 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.348 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.620 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.893 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.351 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.794 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.305 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.745 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.981 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.091 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.170 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.349 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.443 | 
     | U1790                                              | B v -> Y ^   | NOR2X4    | 0.109 | 0.092 |   8.808 |    8.536 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^   | BUFX12    | 0.098 | 0.110 |   8.917 |    8.645 | 
     | U1791                                              | A ^ -> Y v   | INVX4     | 0.117 | 0.101 |   9.019 |    8.746 | 
     | U1809                                              | B1 v -> Y ^  | AOI22X1   | 0.535 | 0.350 |   9.369 |    9.096 | 
     | FE_OFC525_u0_uAHB2MEM_SRAMADDR_3_                  | A ^ -> Y v   | INVX1     | 0.207 | 0.159 |   9.528 |    9.256 | 
     | FE_OFC528_u0_uAHB2MEM_SRAMADDR_3_                  | A v -> Y ^   | CLKINVX3  | 0.181 | 0.148 |   9.676 |    9.404 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[3] ^       | RA1SHD    | 0.234 | 0.002 |   9.678 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.272 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.272 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[2]                (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.674
= Slack Time                   -0.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.361 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.523 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.707 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.793 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.381 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.656 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.179 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.292 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.495 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.625 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.768 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.363 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.510 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.804 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.938 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.229 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.378 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.515 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.667 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.803 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.938 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.212 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.177 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.643 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S ^   | ADDHXL    | 0.287 | 0.143 |   7.209 |    6.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A ^ -> Y ^   | BUFX3     | 0.109 | 0.140 |   7.349 |    7.079 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 ^ -> Y v  | AOI22XL   | 0.306 | 0.058 |   7.407 |    7.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 v -> Y ^  | OAI21XL   | 0.347 | 0.187 |   7.593 |    7.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A ^ -> Y ^   | BUFX3     | 0.190 | 0.196 |   7.790 |    7.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A ^ -> Y v   | CLKINVX4  | 0.085 | 0.072 |   7.862 |    7.592 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 v -> Y ^  | AOI22XL   | 0.534 | 0.306 |   8.167 |    7.898 | 
     | U1623                                              | B ^ -> Y v   | NOR2X1    | 0.193 | 0.152 |   8.319 |    8.050 | 
     | FE_OFC460_n1892                                    | A v -> Y v   | BUFX3     | 0.045 | 0.126 |   8.446 |    8.176 | 
     | U1621                                              | A v -> Y ^   | NAND2XL   | 0.186 | 0.111 |   8.557 |    8.287 | 
     | U1785                                              | C ^ -> Y v   | NOR3X1    | 0.257 | 0.088 |   8.644 |    8.375 | 
     | U1786                                              | B v -> Y ^   | NAND2X2   | 0.179 | 0.164 |   8.808 |    8.539 | 
     | U1790                                              | B ^ -> Y v   | NOR2X4    | 0.067 | 0.058 |   8.866 |    8.597 | 
     | FE_OFC465_n2123                                    | A v -> Y v   | BUFX12    | 0.066 | 0.107 |   8.973 |    8.703 | 
     | U1791                                              | A v -> Y ^   | INVX4     | 0.212 | 0.145 |   9.118 |    8.848 | 
     | U1811                                              | B1 ^ -> Y v  | AOI22X1   | 0.174 | 0.087 |   9.205 |    8.936 | 
     | FE_OFC522_u0_uAHB2MEM_SRAMADDR_2_                  | A v -> Y v   | BUFX3     | 0.137 | 0.192 |   9.397 |    9.127 | 
     | FE_OFC524_u0_uAHB2MEM_SRAMADDR_2_                  | A v -> Y v   | CLKBUFX8  | 0.245 | 0.237 |   9.634 |    9.364 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[2] v       | RA1SHD    | 0.357 | 0.040 |   9.674 |    9.404 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.269 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.269 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[3]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  9.671
= Slack Time                   -0.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.364 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.675 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.710 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.965 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.116 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.200 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.659 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.090 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.182 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.628 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.665 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.941 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.088 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.519 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.670 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.941 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.215 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.496 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.626 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.760 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.180 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.357 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.511 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.647 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.800 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.079 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.528 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.751 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.987 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.097 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.176 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.355 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.449 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.564 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.685 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.792 | 
     | U1808                                              | B1 v -> Y ^  | AOI22X2   | 0.265 | 0.188 |   9.246 |    8.980 | 
     | FE_OFC529_u0_uRAM_SRAMADDR_3_                      | A ^ -> Y v   | CLKINVX3  | 0.280 | 0.222 |   9.468 |    9.202 | 
     | FE_OFC530_u0_uRAM_SRAMADDR_3_                      | A v -> Y ^   | INVX8     | 0.208 | 0.177 |   9.646 |    9.379 | 
     | u0_uRAM_u_asic_rom_u3                              | A[3] ^       | RA1SHD    | 0.287 | 0.026 |   9.671 |    9.405 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.266 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.266 | 
     +---------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[2]                (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.664
= Slack Time                   -0.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.259 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.371 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.534 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.717 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.803 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.972 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.207 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.391 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.666 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.097 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.189 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.635 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.778 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.373 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.814 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.813 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.077 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.767 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.036 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.187 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S ^   | ADDHXL    | 0.287 | 0.143 |   7.209 |    6.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A ^ -> Y ^   | BUFX3     | 0.109 | 0.140 |   7.349 |    7.090 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 ^ -> Y v  | AOI22XL   | 0.306 | 0.058 |   7.407 |    7.147 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 v -> Y ^  | OAI21XL   | 0.347 | 0.187 |   7.593 |    7.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A ^ -> Y ^   | BUFX3     | 0.190 | 0.196 |   7.790 |    7.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A ^ -> Y v   | CLKINVX4  | 0.085 | 0.072 |   7.862 |    7.602 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 v -> Y ^  | AOI22XL   | 0.534 | 0.306 |   8.167 |    7.908 | 
     | U1623                                              | B ^ -> Y v   | NOR2X1    | 0.193 | 0.152 |   8.319 |    8.060 | 
     | FE_OFC460_n1892                                    | A v -> Y v   | BUFX3     | 0.045 | 0.126 |   8.446 |    8.186 | 
     | U1621                                              | A v -> Y ^   | NAND2XL   | 0.186 | 0.111 |   8.557 |    8.297 | 
     | U1785                                              | C ^ -> Y v   | NOR3X1    | 0.257 | 0.088 |   8.644 |    8.385 | 
     | U1786                                              | B v -> Y ^   | NAND2X2   | 0.179 | 0.164 |   8.808 |    8.549 | 
     | U1790                                              | B ^ -> Y v   | NOR2X4    | 0.067 | 0.058 |   8.866 |    8.607 | 
     | FE_OFC465_n2123                                    | A v -> Y v   | BUFX12    | 0.066 | 0.107 |   8.973 |    8.713 | 
     | U1791                                              | A v -> Y ^   | INVX4     | 0.212 | 0.145 |   9.118 |    8.859 | 
     | U1811                                              | B1 ^ -> Y v  | AOI22X1   | 0.174 | 0.087 |   9.205 |    8.946 | 
     | FE_OFC522_u0_uAHB2MEM_SRAMADDR_2_                  | A v -> Y v   | BUFX3     | 0.137 | 0.192 |   9.397 |    9.137 | 
     | FE_OFC524_u0_uAHB2MEM_SRAMADDR_2_                  | A v -> Y v   | CLKBUFX8  | 0.245 | 0.237 |   9.634 |    9.374 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[2] v       | RA1SHD    | 0.352 | 0.030 |   9.664 |    9.404 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.259 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.259 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[3]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.663
= Slack Time                   -0.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.258 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.425 | 0.437 |   0.437 |    0.179 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^   | BUFX3     | 0.171 | 0.193 |   0.630 |    0.372 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v   | CLKINVX3  | 0.209 | 0.163 |   0.793 |    0.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^   | NAND2BX1  | 0.168 | 0.148 |   0.941 |    0.683 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v   | INVX1     | 0.052 | 0.036 |   0.976 |    0.719 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^   | NAND2X1   | 0.119 | 0.086 |   1.062 |    0.804 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^   | CLKBUFX8  | 0.164 | 0.169 |   1.231 |    0.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1877             | A0N ^ -> Y ^ | AOI2BB2X1 | 0.157 | 0.151 |   1.382 |    1.124 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | C ^ -> Y v   | NAND4X1   | 0.116 | 0.085 |   1.467 |    1.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A v -> Y v   | BUFX3     | 0.150 | 0.184 |   1.651 |    1.393 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A v -> Y v   | OR2X2     | 0.207 | 0.275 |   1.926 |    1.668 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 v -> Y ^  | AOI222X4  | 0.069 | 0.325 |   2.251 |    1.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 ^ -> Y v  | MXI2X4    | 0.121 | 0.106 |   2.356 |    2.098 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3519             | A v -> Y ^   | NOR2X2    | 0.120 | 0.092 |   2.448 |    2.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3520             | A ^ -> Y v   | INVXL     | 0.047 | 0.037 |   2.486 |    2.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | A v -> Y ^   | NAND2XL   | 0.122 | 0.076 |   2.562 |    2.304 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^   | XOR2XL    | 0.106 | 0.203 |   2.765 |    2.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^  | ADDHXL    | 0.106 | 0.130 |   2.894 |    2.637 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.143 |   3.037 |    2.780 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^  | ADDHXL    | 0.169 | 0.171 |   3.208 |    2.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.145 |   3.353 |    3.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^  | ADDHXL    | 0.124 | 0.144 |   3.497 |    3.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^  | ADDHXL    | 0.109 | 0.135 |   3.632 |    3.375 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   3.780 |    3.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^  | ADDHXL    | 0.134 | 0.152 |   3.931 |    3.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^  | ADDHXL    | 0.119 | 0.142 |   4.074 |    3.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^  | ADDHXL    | 0.107 | 0.133 |   4.207 |    3.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^  | ADDHXL    | 0.129 | 0.147 |   4.354 |    4.096 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^  | ADDHXL    | 0.123 | 0.144 |   4.498 |    4.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^  | ADDHXL    | 0.132 | 0.150 |   4.648 |    4.390 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^  | ADDHXL    | 0.111 | 0.137 |   4.785 |    4.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   4.936 |    4.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   5.072 |    4.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   5.207 |    4.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.129 |   5.336 |    5.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^  | ADDHXL    | 0.128 | 0.146 |   5.481 |    5.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^  | ADDHXL    | 0.114 | 0.138 |   5.620 |    5.362 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^  | ADDHXL    | 0.122 | 0.142 |   5.762 |    5.504 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^  | ADDHXL    | 0.101 | 0.130 |   5.892 |    5.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.134 |   6.026 |    5.768 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^  | ADDHXL    | 0.117 | 0.139 |   6.165 |    5.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^  | ADDHXL    | 0.102 | 0.130 |   6.295 |    6.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^  | ADDHXL    | 0.136 | 0.151 |   6.446 |    6.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^  | ADDHXL    | 0.178 | 0.177 |   6.623 |    6.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^  | ADDHXL    | 0.131 | 0.153 |   6.777 |    6.519 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^  | ADDHXL    | 0.110 | 0.136 |   6.913 |    6.655 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^  | ADDHXL    | 0.139 | 0.153 |   7.066 |    6.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v   | ADDHXL    | 0.135 | 0.143 |   7.209 |    6.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC447_n5652   | A v -> Y v   | BUFX3     | 0.072 | 0.137 |   7.346 |    7.088 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^  | AOI22XL   | 0.216 | 0.105 |   7.450 |    7.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v  | OAI21XL   | 0.324 | 0.127 |   7.578 |    7.320 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v   | BUFX3     | 0.121 | 0.217 |   7.794 |    7.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2088             | A v -> Y ^   | CLKINVX4  | 0.079 | 0.067 |   7.861 |    7.603 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1902             | B0 ^ -> Y v  | AOI22XL   | 0.450 | 0.156 |   8.017 |    7.759 | 
     | U1623                                              | B v -> Y ^   | NOR2X1    | 0.284 | 0.237 |   8.253 |    7.996 | 
     | FE_OFC460_n1892                                    | A ^ -> Y ^   | BUFX3     | 0.060 | 0.109 |   8.363 |    8.105 | 
     | U1621                                              | A ^ -> Y v   | NAND2XL   | 0.144 | 0.080 |   8.442 |    8.184 | 
     | U1785                                              | C v -> Y ^   | NOR3X1    | 0.273 | 0.179 |   8.621 |    8.363 | 
     | U1786                                              | B ^ -> Y v   | NAND2X2   | 0.128 | 0.095 |   8.715 |    8.458 | 
     | U1787                                              | B v -> Y ^   | NOR2X4    | 0.151 | 0.115 |   8.830 |    8.572 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^   | BUFX12    | 0.106 | 0.121 |   8.951 |    8.693 | 
     | U1788                                              | A ^ -> Y v   | CLKINVX8  | 0.126 | 0.107 |   9.058 |    8.800 | 
     | U1808                                              | B1 v -> Y ^  | AOI22X2   | 0.265 | 0.188 |   9.246 |    8.988 | 
     | FE_OFC529_u0_uRAM_SRAMADDR_3_                      | A ^ -> Y v   | CLKINVX3  | 0.280 | 0.222 |   9.468 |    9.210 | 
     | FE_OFC531_u0_uRAM_SRAMADDR_3_                      | A v -> Y ^   | INVX8     | 0.202 | 0.174 |   9.642 |    9.384 | 
     | u0_uRAM_u_asic_rom_u1                              | A[3] ^       | RA1SHD    | 0.271 | 0.022 |   9.663 |    9.406 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.258 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.258 | 
     +---------------------------------------------------------------------------------+ 

