{"Source Block": ["oh/emmu/hdl/emmu.v@110:120@HdlStmAssign", "   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n   \n   //write controls\n   assign mi_write_low  = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b000));\n   assign mi_write_high = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b100));\n   \n   //Enabling lower/upper 32 bit data write \n   assign mi_wr_en[7:0] =  mi_write_low  ? 8'b11110000 :\n\t                   mi_write_high ? 8'b00001111 :\n\t\t\t                   8'b00000000 ;\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@109:119", "\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n   \n   //write controls\n   assign mi_write_low  = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b000));\n   assign mi_write_high = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b100));\n   \n   //Enabling lower/upper 32 bit data write \n   assign mi_wr_en[7:0] =  mi_write_low  ? 8'b11110000 :\n\t                   mi_write_high ? 8'b00001111 :\n"], ["oh/emmu/hdl/emmu.v@106:116", "   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n   \n   //write controls\n   assign mi_write_low  = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b000));\n   assign mi_write_high = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b100));\n   \n"], ["oh/emmu/hdl/emmu.v@113:125", "   //write controls\n   assign mi_write_low  = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b000));\n   assign mi_write_high = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b100));\n   \n   //Enabling lower/upper 32 bit data write \n   assign mi_wr_en[7:0] =  mi_write_low  ? 8'b11110000 :\n\t                   mi_write_high ? 8'b00001111 :\n\t\t\t                   8'b00000000 ;\n   \n\n`ifdef TARGET_XILINX\n   memory_dp_48x4096 memory_dp_48x4096(\n\t\t\t\t       //write (portA)\n"]], "Diff Content": {"Delete": [[115, "   assign mi_write_high = (mi_en & mi_we[0] & (mi_addr[2:0]==3'b100));\n"]], "Add": []}}