   1                             		.file	"mcu_interrupts.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.bsp_interrupt_enable_disable,"ax",@progbits
   5                             		.global	_bsp_interrupt_enable_disable
   7                             	_bsp_interrupt_enable_disable:
   8                             	.LVL0:
   9                             	.LFB3:
  10                             		.file 1 "../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c"
   1:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
   2:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * DISCLAIMER
   3:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * other uses are authorized. This software is owned by Renesas Electronics Corporation and is prote
   5:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * applicable laws, including copyright laws. 
   6:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   7:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF 
   8:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIM
   9:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AF
  10:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY RE
  11:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * this software. By using this software, you agree to the additional terms and conditions found by 
  14:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * following link:
  15:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * http://www.renesas.com/disclaimer
  16:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *
  17:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Copyright (C) 2019 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  19:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  20:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * File Name    : mcu_interrupts.c
  21:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : This module is the control of the interrupt enable.
  22:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  23:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  24:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * History : DD.MM.YYYY Version  Description
  25:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *         : 08.10.2019 1.00     First Release
  26:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *         : 21.11.2023 1.01     Added timeout detection processing to bus error processing.
  27:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                               Added processing to control only illegal address access detection t
  28:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                               processing.
  29:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                               Added processing to control only timeout detection to bus error pro
  30:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  31:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  32:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  33:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** Includes   <System Includes> , "Project Includes"
  34:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  35:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /* Access to r_bsp. */
  36:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #include "platform.h"
  37:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  38:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  39:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** Macro definitions
  40:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  41:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /* Let FPSW EV, EO, EZ, EU, EX=1 (FPU exceptions enabled.) */
  42:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #define BSP_PRV_FPU_EXCEPTIONS_ENABLE       (0x00007C00)
  43:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  44:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  45:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** Typedef definitions
  46:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  47:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  48:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  49:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** Exported global variables (to be accessed by other files)
  50:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  51:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  52:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  53:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** Private global variables and functions
  54:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  55:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_bl0_handler_isr, VECT(ICU,GROUPBL0))
  56:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_bl1_handler_isr, VECT(ICU,GROUPBL1))
  57:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_bl2_handler_isr, VECT(ICU,GROUPBL2))
  58:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_al0_handler_isr, VECT(ICU,GROUPAL0))
  59:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_al1_handler_isr, VECT(ICU,GROUPAL1))
  60:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_ie0_handler_isr, VECT(ICU,GROUPIE0))
  61:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_PRAGMA_STATIC_INTERRUPT(group_be0_handler_isr, VECT(ICU,GROUPBE0))
  62:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  63:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
  64:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: bsp_interrupt_enable_disable
  65:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Either enables or disables an interrupt.
  66:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : vector -
  67:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                    Which vector to enable or disable.
  68:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                enable -
  69:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                    Whether to enable or disable the interrupt.
  70:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : BSP_INT_SUCCESS -
  71:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                    Interrupt enabled or disabled.
  72:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                BSP_INT_ERR_UNSUPPORTED -
  73:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                    API does not support enabling/disabling for this vector.
  74:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
  75:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** bsp_int_err_t bsp_interrupt_enable_disable (bsp_int_src_t vector, bool enable)
  76:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
  11                             		.loc 1 76 1 view -0
  77:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #ifdef __FPU
  78:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     uint32_t      tmp_fpsw;
  12                             		.loc 1 78 5 view .LVU1
  79:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #endif
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     bsp_int_err_t err = BSP_INT_SUCCESS;
  13                             		.loc 1 80 5 view .LVU2
  81:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  82:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     switch (vector)
  14                             		.loc 1 82 5 view .LVU3
  15 0000 61 C1                   		cmp	#12, r1
  16 0002 20 53                   		beq	.L2
  17 0004 25 2E                   		bleu	.L18
  18 0006 61 D1                   		cmp	#13, r1
  19 0008 3A A0 00                		beq	.L7
  20 000b 61 E1                   		cmp	#14, r1
  21 000d 21 45                   		bne	.L19
  83:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
  84:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         case (BSP_INT_SRC_BUS_ERROR):
  85:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             if (true == enable)
  86:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
  87:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable the bus error interrupt to catch accesses to illegal/reserved areas of me
  88:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Clear any pending interrupts */
  89:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 IR(BSC,BUSERR) = 0;
  90:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  91:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Make this the highest priority interrupt (adjust as necessary for your applicati
  92:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 IPR(BSC,BUSERR) = 0x0F;
  93:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  94:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable the interrupt in the ICU*/
  95:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 R_BSP_InterruptRequestEnable(VECT(BSC,BUSERR));
  96:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  97:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable illegal address interrupt in the BSC */
  98:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.IGAEN = 1;
  99:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 100:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable timeout detection enable. */
 101:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.TOEN = 1;
 102:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 103:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             else
 104:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 105:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable the bus error interrupt. */
 106:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable the interrupt in the ICU*/
 107:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 R_BSP_InterruptRequestDisable(VECT(BSC,BUSERR));
 108:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 109:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable illegal address interrupt in the BSC */
 110:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.IGAEN = 0;
 111:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 112:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable timeout detection enable. */
 113:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.TOEN = 0;
 114:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 115:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 116:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 117:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         case (BSP_INT_SRC_BUS_ERROR_ILLEGAL_ACCESS):
 118:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             if (true == enable)
 119:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 120:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Check the bus error monitoring status. */
 121:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 if (0 == BSC.BEREN.BYTE)
 122:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 123:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Enable the bus error interrupt to catch accesses to illegal/reserved areas o
 124:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Clear any pending interrupts */
 125:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     IR(BSC,BUSERR) = 0;
 126:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 127:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Make this the highest priority interrupt (adjust as necessary for your appli
 128:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     IPR(BSC,BUSERR) = 0x0F;
 129:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 130:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Enable the interrupt in the ICU. */
 131:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     R_BSP_InterruptRequestEnable(VECT(BSC,BUSERR));
 132:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 133:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 134:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable illegal address interrupt in the BSC */
 135:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.IGAEN = 1;
 136:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 137:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             else
 138:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 139:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable illegal address interrupt in the BSC */
 140:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.IGAEN = 0;
 141:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 142:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Check the bus error monitoring status. */
 143:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 if (0 == BSC.BEREN.BYTE)
 144:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 145:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Disable the bus error interrupt in the ICU. */
 146:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     R_BSP_InterruptRequestDisable(VECT(BSC,BUSERR));
 147:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 148:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 149:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 150:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 151:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         case (BSP_INT_SRC_BUS_ERROR_TIMEOUT):
 152:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             if (true == enable)
  22                             		.loc 1 152 13 view .LVU4
  23                             		.loc 1 152 16 is_stmt 0 view .LVU5
  24 000f 5B 22                   		movu.B	r2, r2
  25                             		.loc 1 152 16 view .LVU6
  26 0011 61 02                   		cmp	#0, r2
  27 0013 3A 16 01                		beq	.L12
 153:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 154:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Check the bus error monitoring status. */
 155:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 if (0 == BSC.BEREN.BYTE)
  28                             		.loc 1 155 17 is_stmt 1 view .LVU7
  29                             		.loc 1 155 35 is_stmt 0 view .LVU8
  30 0016 FB 5E 00 13 08          		mov.L	#0x81300, r5
  31 001b 89 55                   		mov.B	4[r5], r5
  32                             		.loc 1 155 20 view .LVU9
  33 001d 5B 55                   		movu.B	r5, r5
  34 001f 61 05                   		cmp	#0, r5
  35 0021 3A E7 00                		beq	.L20
  36                             	.LVL1:
  37                             	.L13:
 156:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 157:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Enable the bus error interrupt to catch accesses to illegal/reserved areas o
 158:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Clear any pending interrupts */
 159:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     IR(BSC,BUSERR) = 0;
 160:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 161:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Make this the highest priority interrupt (adjust as necessary for your appli
 162:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     IPR(BSC,BUSERR) = 0x0F;
 163:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 164:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Enable the interrupt in the ICU. */
 165:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     R_BSP_InterruptRequestEnable(VECT(BSC,BUSERR));
 166:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 167:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 168:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable timeout detection enable. */
 169:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.TOEN = 1;
  38                             		.loc 1 169 17 is_stmt 1 view .LVU10
  39                             		.loc 1 169 36 is_stmt 0 view .LVU11
  40 0024 FB 5E 00 13 08          		mov.L	#0x81300, r5
  41 0029 89 54                   		mov.B	4[r5], r4
  42 002b 78 14                   		bset	#1, r4
  43 002d 81 54                   		mov.B	r4, 4[r5]
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  44                             		.loc 1 80 19 view .LVU12
  45 002f 66 01                   		mov.L	#0, r1
  46 0031 02                      		rts
  47                             	.LVL2:
  48                             	.L18:
  82:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
  49                             		.loc 1 82 5 view .LVU13
  50 0032 61 21                   		cmp	#2, r1
  51 0034 3A 1E 01                		beq	.L4
  52 0037 61 31                   		cmp	#3, r1
  53 0039 21 16                   		bne	.L21
 170:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 171:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             else
 172:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 173:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Disable timeout detection enable. */
 174:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 BSC.BEREN.BIT.TOEN = 0;
 175:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 176:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Check the bus error monitoring status. */
 177:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 if (0 == BSC.BEREN.BYTE)
 178:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 179:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     /* Disable the bus error interrupt in the ICU. */
 180:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                     R_BSP_InterruptRequestDisable(VECT(BSC,BUSERR));
 181:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 182:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 183:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 184:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 185:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #ifdef __FPU
 186:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         case (BSP_INT_SRC_EXC_FPU):
 187:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 188:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             /* Get current FPSW. */
 189:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             tmp_fpsw = (uint32_t)R_BSP_GET_FPSW();
  54                             		.loc 1 189 13 is_stmt 1 view .LVU14
  55                             		.loc 1 189 34 is_stmt 0 view .LVU15
  56 003b FD 6A 35                		mvfc	fpsw, r5
  57                             	.LVL3:
 190:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 191:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             if (true == enable)
  58                             		.loc 1 191 13 is_stmt 1 view .LVU16
  59                             		.loc 1 191 16 is_stmt 0 view .LVU17
  60 003e 5B 22                   		movu.B	r2, r2
  61                             		.loc 1 191 16 view .LVU18
  62 0040 61 02                   		cmp	#0, r2
  63 0042 3A 06 01                		beq	.L14
 192:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 193:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Set the FPU exception flags. */
 194:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 R_BSP_SET_FPSW((tmp_fpsw | (uint32_t)BSP_PRV_FPU_EXCEPTIONS_ENABLE));
  64                             		.loc 1 194 17 is_stmt 1 view .LVU19
  65 0045 76 35 00 7C             		or	#0x7c00, r5
  66                             	.LVL4:
  67                             		.loc 1 194 17 is_stmt 0 view .LVU20
  68 0049 FD 68 53                		mvtc	r5, fpsw
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  69                             		.loc 1 80 19 view .LVU21
  70 004c 66 01                   		mov.L	#0, r1
  71                             	.LVL5:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  72                             		.loc 1 80 19 view .LVU22
  73 004e 02                      		rts
  74                             	.LVL6:
  75                             	.L21:
 195:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 196:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             else
 197:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 198:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Clear only the FPU exception flags. */
 199:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 R_BSP_SET_FPSW((tmp_fpsw & (uint32_t)~BSP_PRV_FPU_EXCEPTIONS_ENABLE));
 200:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 201:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 202:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** #endif
 203:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 204:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         case (BSP_INT_SRC_EXC_NMI_PIN):
 205:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             if (true == enable)
 206:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 207:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* Enable NMI pin interrupt (cannot undo!) */
 208:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 ICU.NMIER.BIT.NMIEN = 1;
 209:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 210:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             else
 211:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 212:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 /* NMI pin interrupts cannot be disabled after being enabled. */
 213:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 err = BSP_INT_ERR_UNSUPPORTED;
 214:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 215:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 216:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 217:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         default:
 218:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             err = BSP_INT_ERR_UNSUPPORTED;
  76                             		.loc 1 218 17 view .LVU23
  77 004f 66 31                   		mov.L	#3, r1
  78                             	.LVL7:
  79                             		.loc 1 218 17 view .LVU24
  80 0051 02                      		rts
  81                             	.LVL8:
  82                             	.L19:
  83                             		.loc 1 218 17 view .LVU25
  84 0052 66 31                   		mov.L	#3, r1
  85                             	.LVL9:
  86                             		.loc 1 218 17 view .LVU26
  87 0054 02                      		rts
  88                             	.LVL10:
  89                             	.L2:
  85:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
  90                             		.loc 1 85 13 is_stmt 1 view .LVU27
  85:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
  91                             		.loc 1 85 16 is_stmt 0 view .LVU28
  92 0055 5B 22                   		movu.B	r2, r2
  85:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
  93                             		.loc 1 85 16 view .LVU29
  94 0057 61 02                   		cmp	#0, r2
  95 0059 20 34                   		beq	.L9
  89:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  96                             		.loc 1 89 17 is_stmt 1 view .LVU30
  89:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
  97                             		.loc 1 89 32 is_stmt 0 view .LVU31
  98 005b FB 5E 00 70 08          		mov.L	#0x87000, r5
  99 0060 8C 54                   		mov.B	16[r5], r4
 100 0062 7A 04                   		bclr	#0, r4
 101 0064 84 54                   		mov.B	r4, 16[r5]
  92:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 102                             		.loc 1 92 17 is_stmt 1 view .LVU32
  92:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 103                             		.loc 1 92 33 is_stmt 0 view .LVU33
 104 0066 CE 53 00 03             		mov.B	768[r5], r3
 105 006a 66 F4                   		mov.L	#15, r4
 106 006c 57 34                   		or	r3, r4
 107 006e CB 54 00 03             		mov.B	r4, 768[r5]
  95:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 108                             		.loc 1 95 17 is_stmt 1 view .LVU34
 109 0072 75 41 10                		mov.L	#16, r1
 110                             	.LVL11:
  95:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 111                             		.loc 1 95 17 is_stmt 0 view .LVU35
 112 0075 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 113                             	.LVL12:
  98:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 114                             		.loc 1 98 17 is_stmt 1 view .LVU36
  98:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 115                             		.loc 1 98 37 is_stmt 0 view .LVU37
 116 0079 FB 5E 00 13 08          		mov.L	#0x81300, r5
 117 007e 89 54                   		mov.B	4[r5], r4
 118 0080 78 04                   		bset	#0, r4
 119 0082 81 54                   		mov.B	r4, 4[r5]
 101:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 120                             		.loc 1 101 17 is_stmt 1 view .LVU38
 101:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 121                             		.loc 1 101 36 is_stmt 0 view .LVU39
 122 0084 89 54                   		mov.B	4[r5], r4
 123 0086 78 14                   		bset	#1, r4
 124 0088 81 54                   		mov.B	r4, 4[r5]
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 125                             		.loc 1 80 19 view .LVU40
 126 008a 66 01                   		mov.L	#0, r1
 127 008c 02                      		rts
 128                             	.LVL13:
 129                             	.L9:
 107:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 130                             		.loc 1 107 17 is_stmt 1 view .LVU41
 131 008d 75 41 10                		mov.L	#16, r1
 132                             	.LVL14:
 107:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 133                             		.loc 1 107 17 is_stmt 0 view .LVU42
 134 0090 05 00 00 00             		bsr	_R_BSP_InterruptRequestDisable
 135                             	.LVL15:
 110:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 136                             		.loc 1 110 17 is_stmt 1 view .LVU43
 110:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 137                             		.loc 1 110 37 is_stmt 0 view .LVU44
 138 0094 FB 5E 00 13 08          		mov.L	#0x81300, r5
 139 0099 89 54                   		mov.B	4[r5], r4
 140 009b 7A 04                   		bclr	#0, r4
 141 009d 81 54                   		mov.B	r4, 4[r5]
 113:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 142                             		.loc 1 113 17 is_stmt 1 view .LVU45
 113:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 143                             		.loc 1 113 36 is_stmt 0 view .LVU46
 144 009f 89 54                   		mov.B	4[r5], r4
 145 00a1 7A 14                   		bclr	#1, r4
 146 00a3 81 54                   		mov.B	r4, 4[r5]
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 147                             		.loc 1 80 19 view .LVU47
 148 00a5 66 01                   		mov.L	#0, r1
 149 00a7 02                      		rts
 150                             	.LVL16:
 151                             	.L7:
 118:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 152                             		.loc 1 118 13 is_stmt 1 view .LVU48
 118:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 153                             		.loc 1 118 16 is_stmt 0 view .LVU49
 154 00a8 5B 22                   		movu.B	r2, r2
 118:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 155                             		.loc 1 118 16 view .LVU50
 156 00aa 61 02                   		cmp	#0, r2
 157 00ac 20 3D                   		beq	.L10
 121:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 158                             		.loc 1 121 17 is_stmt 1 view .LVU51
 121:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 159                             		.loc 1 121 35 is_stmt 0 view .LVU52
 160 00ae FB 5E 00 13 08          		mov.L	#0x81300, r5
 161 00b3 89 55                   		mov.B	4[r5], r5
 121:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 162                             		.loc 1 121 20 view .LVU53
 163 00b5 5B 55                   		movu.B	r5, r5
 164 00b7 61 05                   		cmp	#0, r5
 165 00b9 20 10                   		beq	.L22
 166                             	.LVL17:
 167                             	.L11:
 135:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 168                             		.loc 1 135 17 is_stmt 1 view .LVU54
 135:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 169                             		.loc 1 135 37 is_stmt 0 view .LVU55
 170 00bb FB 5E 00 13 08          		mov.L	#0x81300, r5
 171 00c0 89 54                   		mov.B	4[r5], r4
 172 00c2 78 04                   		bset	#0, r4
 173 00c4 81 54                   		mov.B	r4, 4[r5]
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 174                             		.loc 1 80 19 view .LVU56
 175 00c6 66 01                   		mov.L	#0, r1
 176 00c8 02                      		rts
 177                             	.LVL18:
 178                             	.L22:
 125:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 179                             		.loc 1 125 21 is_stmt 1 view .LVU57
 125:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 180                             		.loc 1 125 36 is_stmt 0 view .LVU58
 181 00c9 FB 5E 00 70 08          		mov.L	#0x87000, r5
 182 00ce 8C 54                   		mov.B	16[r5], r4
 183 00d0 7A 04                   		bclr	#0, r4
 184 00d2 84 54                   		mov.B	r4, 16[r5]
 128:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 185                             		.loc 1 128 21 is_stmt 1 view .LVU59
 128:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 186                             		.loc 1 128 37 is_stmt 0 view .LVU60
 187 00d4 CE 53 00 03             		mov.B	768[r5], r3
 188 00d8 66 F4                   		mov.L	#15, r4
 189 00da 57 34                   		or	r3, r4
 190 00dc CB 54 00 03             		mov.B	r4, 768[r5]
 131:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 191                             		.loc 1 131 21 is_stmt 1 view .LVU61
 192 00e0 75 41 10                		mov.L	#16, r1
 193                             	.LVL19:
 131:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 194                             		.loc 1 131 21 is_stmt 0 view .LVU62
 195 00e3 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 196                             	.LVL20:
 197 00e7 2E D4                   		bra	.L11
 198                             	.LVL21:
 199                             	.L10:
 140:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 200                             		.loc 1 140 17 is_stmt 1 view .LVU63
 140:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 201                             		.loc 1 140 37 is_stmt 0 view .LVU64
 202 00e9 FB 5E 00 13 08          		mov.L	#0x81300, r5
 203 00ee 89 54                   		mov.B	4[r5], r4
 204 00f0 7A 04                   		bclr	#0, r4
 205 00f2 81 54                   		mov.B	r4, 4[r5]
 143:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 206                             		.loc 1 143 17 is_stmt 1 view .LVU65
 143:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 207                             		.loc 1 143 35 is_stmt 0 view .LVU66
 208 00f4 89 55                   		mov.B	4[r5], r5
 143:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 209                             		.loc 1 143 20 view .LVU67
 210 00f6 5B 55                   		movu.B	r5, r5
 211 00f8 61 05                   		cmp	#0, r5
 212 00fa 14                      		beq	.L23
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 213                             		.loc 1 80 19 view .LVU68
 214 00fb 66 01                   		mov.L	#0, r1
 215                             	.LVL22:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 216                             		.loc 1 80 19 view .LVU69
 217 00fd 02                      		rts
 218                             	.LVL23:
 219                             	.L23:
 146:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 220                             		.loc 1 146 21 is_stmt 1 view .LVU70
 221 00fe 75 41 10                		mov.L	#16, r1
 222                             	.LVL24:
 146:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 223                             		.loc 1 146 21 is_stmt 0 view .LVU71
 224 0101 05 00 00 00             		bsr	_R_BSP_InterruptRequestDisable
 225                             	.LVL25:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 226                             		.loc 1 80 19 view .LVU72
 227 0105 66 01                   		mov.L	#0, r1
 228 0107 02                      		rts
 229                             	.LVL26:
 230                             	.L20:
 159:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 231                             		.loc 1 159 21 is_stmt 1 view .LVU73
 159:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 232                             		.loc 1 159 36 is_stmt 0 view .LVU74
 233 0108 FB 5E 00 70 08          		mov.L	#0x87000, r5
 234 010d 8C 54                   		mov.B	16[r5], r4
 235 010f 7A 04                   		bclr	#0, r4
 236 0111 84 54                   		mov.B	r4, 16[r5]
 162:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 237                             		.loc 1 162 21 is_stmt 1 view .LVU75
 162:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 238                             		.loc 1 162 37 is_stmt 0 view .LVU76
 239 0113 CE 53 00 03             		mov.B	768[r5], r3
 240 0117 66 F4                   		mov.L	#15, r4
 241 0119 57 34                   		or	r3, r4
 242 011b CB 54 00 03             		mov.B	r4, 768[r5]
 165:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 243                             		.loc 1 165 21 is_stmt 1 view .LVU77
 244 011f 75 41 10                		mov.L	#16, r1
 245                             	.LVL27:
 165:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 246                             		.loc 1 165 21 is_stmt 0 view .LVU78
 247 0122 05 00 00 00             		bsr	_R_BSP_InterruptRequestEnable
 248                             	.LVL28:
 165:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 249                             		.loc 1 165 21 view .LVU79
 250 0126 38 FE FE                		bra	.L13
 251                             	.LVL29:
 252                             	.L12:
 174:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 253                             		.loc 1 174 17 is_stmt 1 view .LVU80
 174:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 254                             		.loc 1 174 36 is_stmt 0 view .LVU81
 255 0129 FB 5E 00 13 08          		mov.L	#0x81300, r5
 256 012e 89 54                   		mov.B	4[r5], r4
 257 0130 7A 14                   		bclr	#1, r4
 258 0132 81 54                   		mov.B	r4, 4[r5]
 177:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 259                             		.loc 1 177 17 is_stmt 1 view .LVU82
 177:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 260                             		.loc 1 177 35 is_stmt 0 view .LVU83
 261 0134 89 55                   		mov.B	4[r5], r5
 177:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 {
 262                             		.loc 1 177 20 view .LVU84
 263 0136 5B 55                   		movu.B	r5, r5
 264 0138 61 05                   		cmp	#0, r5
 265 013a 14                      		beq	.L24
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 266                             		.loc 1 80 19 view .LVU85
 267 013b 66 01                   		mov.L	#0, r1
 268                             	.LVL30:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 269                             		.loc 1 80 19 view .LVU86
 270 013d 02                      		rts
 271                             	.LVL31:
 272                             	.L24:
 180:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 273                             		.loc 1 180 21 is_stmt 1 view .LVU87
 274 013e 75 41 10                		mov.L	#16, r1
 275                             	.LVL32:
 180:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****                 }
 276                             		.loc 1 180 21 is_stmt 0 view .LVU88
 277 0141 05 00 00 00             		bsr	_R_BSP_InterruptRequestDisable
 278                             	.LVL33:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 279                             		.loc 1 80 19 view .LVU89
 280 0145 66 01                   		mov.L	#0, r1
 281 0147 02                      		rts
 282                             	.LVL34:
 283                             	.L14:
 199:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 284                             		.loc 1 199 17 is_stmt 1 view .LVU90
 285 0148 76 25 FF 83             		and #-31745, r5
 286                             	.LVL35:
 199:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 287                             		.loc 1 199 17 is_stmt 0 view .LVU91
 288 014c FD 68 53                		mvtc	r5, fpsw
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 289                             		.loc 1 80 19 view .LVU92
 290 014f 66 01                   		mov.L	#0, r1
 291                             	.LVL36:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 292                             		.loc 1 80 19 view .LVU93
 293 0151 02                      		rts
 294                             	.LVL37:
 295                             	.L4:
 205:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 296                             		.loc 1 205 13 is_stmt 1 view .LVU94
 205:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 297                             		.loc 1 205 16 is_stmt 0 view .LVU95
 298 0152 5B 22                   		movu.B	r2, r2
 205:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             {
 299                             		.loc 1 205 16 view .LVU96
 300 0154 61 02                   		cmp	#0, r2
 301 0156 20 14                   		beq	.L17
 208:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 302                             		.loc 1 208 17 is_stmt 1 view .LVU97
 208:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 303                             		.loc 1 208 37 is_stmt 0 view .LVU98
 304 0158 FB 5E 00 70 08          		mov.L	#0x87000, r5
 305 015d CE 54 81 05             		mov.B	1409[r5], r4
 306 0161 78 04                   		bset	#0, r4
 307 0163 CB 54 81 05             		mov.B	r4, 1409[r5]
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 308                             		.loc 1 80 19 view .LVU99
 309 0167 66 01                   		mov.L	#0, r1
 310                             	.LVL38:
  80:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 311                             		.loc 1 80 19 view .LVU100
 312 0169 02                      		rts
 313                             	.LVL39:
 314                             	.L17:
 213:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             }
 315                             		.loc 1 213 21 view .LVU101
 316 016a 66 31                   		mov.L	#3, r1
 317                             	.LVL40:
 219:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****             break;
 220:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 221:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 222:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     return err;
 318                             		.loc 1 222 5 is_stmt 1 view .LVU102
 223:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function bsp_interrupt_enable_disable() */
 319                             		.loc 1 223 1 is_stmt 0 view .LVU103
 320 016c 02                      		rts
 321                             	.LFE3:
 323                             		.section	.text.group_bl0_handler_isr,"ax",@progbits
 325                             	_group_bl0_handler_isr:
 326                             	.LFB4:
 224:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 225:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 226:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_bl0_handler_isr
 227:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group BL0 interrupts. The way this code works is that for ea
 228:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 229:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 230:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 231:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 232:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 233:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 234:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 235:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_bl0_handler_isr (void)
 236:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 327                             		.loc 1 236 1 is_stmt 1 view -0
 328                             		.global	$tableentry$110$.rvectors
 329                             	$tableentry$110$.rvectors:
 330                             		; Note: Interrupt Handler
 331 0000 6E EF                   		pushm	r14-r15
 332                             	.LCFI0:
 333 0002 6E 15                   		pushm	r1-r5
 334                             	.LCFI1:
 335 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 336 0009 A8 1B                   		mov.L	4[r1], r3
 337 000b EC 12                   		mov.L	[r1], r2
 338 000d 7E A2                   		push.l	r2
 339                             	.LCFI2:
 340 000f 7E A3                   		push.l	r3
 341                             	.LCFI3:
 237:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS1 */
 238:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS1)
 342                             		.loc 1 238 5 view .LVU105
 343                             		.loc 1 238 28 is_stmt 0 view .LVU106
 344 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 345 0016 EE 55 8C 01             		mov.L	1584[r5], r5
 346                             		.loc 1 238 8 view .LVU107
 347 001a FD 74 C5 02             		tst	#2, r5
 348 001e 3B DB 01                		bne	.L54
 349                             	.L26:
 239:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 240:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI0_ERI0 */
 241:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI0_ERI0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 242:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 243:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 244:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS0 */
 245:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS0)
 350                             		.loc 1 245 5 is_stmt 1 view .LVU108
 351                             		.loc 1 245 28 is_stmt 0 view .LVU109
 352 0021 FB 5E 00 70 08          		mov.L	#0x87000, r5
 353 0026 EE 55 8C 01             		mov.L	1584[r5], r5
 354                             		.loc 1 245 8 view .LVU110
 355 002a FD 74 C5 01             		tst	#1, r5
 356 002e 3B DD 01                		bne	.L55
 357                             	.L27:
 246:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 247:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI0_TEI0 */
 248:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI0_TEI0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 249:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 250:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 251:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS3 */
 252:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS3)
 358                             		.loc 1 252 5 is_stmt 1 view .LVU111
 359                             		.loc 1 252 28 is_stmt 0 view .LVU112
 360 0031 FB 5E 00 70 08          		mov.L	#0x87000, r5
 361 0036 EE 55 8C 01             		mov.L	1584[r5], r5
 362                             		.loc 1 252 8 view .LVU113
 363 003a FD 74 C5 08             		tst	#8, r5
 364 003e 3B DF 01                		bne	.L56
 365                             	.L28:
 253:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 254:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI1_ERI1 */
 255:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI1_ERI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 256:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 257:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 258:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS2 */
 259:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS2)
 366                             		.loc 1 259 5 is_stmt 1 view .LVU114
 367                             		.loc 1 259 28 is_stmt 0 view .LVU115
 368 0041 FB 5E 00 70 08          		mov.L	#0x87000, r5
 369 0046 EE 55 8C 01             		mov.L	1584[r5], r5
 370                             		.loc 1 259 8 view .LVU116
 371 004a FD 74 C5 04             		tst	#4, r5
 372 004e 3B E1 01                		bne	.L57
 373                             	.L29:
 260:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 261:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI1_TEI1 */
 262:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI1_TEI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 263:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 264:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 265:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS5 */
 266:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS5)
 374                             		.loc 1 266 5 is_stmt 1 view .LVU117
 375                             		.loc 1 266 28 is_stmt 0 view .LVU118
 376 0051 FB 5E 00 70 08          		mov.L	#0x87000, r5
 377 0056 EE 55 8C 01             		mov.L	1584[r5], r5
 378                             		.loc 1 266 8 view .LVU119
 379 005a FD 74 C5 20             		tst	#32, r5
 380 005e 3B E3 01                		bne	.L58
 381                             	.L30:
 267:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 268:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI2_ERI2 */
 269:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI2_ERI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 270:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 271:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 272:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS4 */
 273:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS4)
 382                             		.loc 1 273 5 is_stmt 1 view .LVU120
 383                             		.loc 1 273 28 is_stmt 0 view .LVU121
 384 0061 FB 5E 00 70 08          		mov.L	#0x87000, r5
 385 0066 EE 55 8C 01             		mov.L	1584[r5], r5
 386                             		.loc 1 273 8 view .LVU122
 387 006a FD 74 C5 10             		tst	#16, r5
 388 006e 3B E5 01                		bne	.L59
 389                             	.L31:
 274:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 275:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI2_TEI2 */
 276:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI2_TEI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 277:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 278:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 279:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS7 */
 280:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS7)
 390                             		.loc 1 280 5 is_stmt 1 view .LVU123
 391                             		.loc 1 280 28 is_stmt 0 view .LVU124
 392 0071 FB 5E 00 70 08          		mov.L	#0x87000, r5
 393 0076 EE 55 8C 01             		mov.L	1584[r5], r5
 394                             		.loc 1 280 8 view .LVU125
 395 007a FD 78 C5 80 00          		tst	#0x80, r5
 396 007f 3B E6 01                		bne	.L60
 397                             	.L32:
 281:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 282:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI3_ERI3 */
 283:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI3_ERI3, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 284:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 285:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 286:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS6 */
 287:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS6)
 398                             		.loc 1 287 5 is_stmt 1 view .LVU126
 399                             		.loc 1 287 28 is_stmt 0 view .LVU127
 400 0082 FB 5E 00 70 08          		mov.L	#0x87000, r5
 401 0087 EE 55 8C 01             		mov.L	1584[r5], r5
 402                             		.loc 1 287 8 view .LVU128
 403 008b FD 74 C5 40             		tst	#0x40, r5
 404 008f 3B E8 01                		bne	.L61
 405                             	.L33:
 288:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 289:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI3_TEI3 */
 290:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI3_TEI3, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 291:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 292:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 293:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS9 */
 294:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS9)
 406                             		.loc 1 294 5 is_stmt 1 view .LVU129
 407                             		.loc 1 294 28 is_stmt 0 view .LVU130
 408 0092 FB 5E 00 70 08          		mov.L	#0x87000, r5
 409 0097 EE 55 8C 01             		mov.L	1584[r5], r5
 410                             		.loc 1 294 8 view .LVU131
 411 009b FD 78 C5 00 02          		tst	#0x200, r5
 412 00a0 3B E9 01                		bne	.L62
 413                             	.L34:
 295:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 296:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI4_ERI4 */
 297:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI4_ERI4, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 298:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 299:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 300:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS8 */
 301:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS8)
 414                             		.loc 1 301 5 is_stmt 1 view .LVU132
 415                             		.loc 1 301 28 is_stmt 0 view .LVU133
 416 00a3 FB 5E 00 70 08          		mov.L	#0x87000, r5
 417 00a8 EE 55 8C 01             		mov.L	1584[r5], r5
 418                             		.loc 1 301 8 view .LVU134
 419 00ac FD 78 C5 00 01          		tst	#0x100, r5
 420 00b1 3B EA 01                		bne	.L63
 421                             	.L35:
 302:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 303:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI4_TEI4 */
 304:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI4_TEI4, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 305:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 306:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 307:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS11 */
 308:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS11)
 422                             		.loc 1 308 5 is_stmt 1 view .LVU135
 423                             		.loc 1 308 28 is_stmt 0 view .LVU136
 424 00b4 FB 5E 00 70 08          		mov.L	#0x87000, r5
 425 00b9 EE 55 8C 01             		mov.L	1584[r5], r5
 426                             		.loc 1 308 8 view .LVU137
 427 00bd FD 78 C5 00 08          		tst	#0x800, r5
 428 00c2 3B EB 01                		bne	.L64
 429                             	.L36:
 309:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 310:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI5_ERI5 */
 311:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI5_ERI5, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 312:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 313:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 314:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS10 */
 315:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS10)
 430                             		.loc 1 315 5 is_stmt 1 view .LVU138
 431                             		.loc 1 315 28 is_stmt 0 view .LVU139
 432 00c5 FB 5E 00 70 08          		mov.L	#0x87000, r5
 433 00ca EE 55 8C 01             		mov.L	1584[r5], r5
 434                             		.loc 1 315 8 view .LVU140
 435 00ce FD 78 C5 00 04          		tst	#0x400, r5
 436 00d3 3B EC 01                		bne	.L65
 437                             	.L37:
 316:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 317:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI5_TEI5 */
 318:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI5_TEI5, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 319:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 320:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 321:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS13 */
 322:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS13)
 438                             		.loc 1 322 5 is_stmt 1 view .LVU141
 439                             		.loc 1 322 28 is_stmt 0 view .LVU142
 440 00d6 FB 5E 00 70 08          		mov.L	#0x87000, r5
 441 00db EE 55 8C 01             		mov.L	1584[r5], r5
 442                             		.loc 1 322 8 view .LVU143
 443 00df FD 78 C5 00 20          		tst	#0x2000, r5
 444 00e4 3B ED 01                		bne	.L66
 445                             	.L38:
 323:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 324:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI6_ERI6 */
 325:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI6_ERI6, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 326:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 327:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 328:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS12 */
 329:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS12)
 446                             		.loc 1 329 5 is_stmt 1 view .LVU144
 447                             		.loc 1 329 28 is_stmt 0 view .LVU145
 448 00e7 FB 5E 00 70 08          		mov.L	#0x87000, r5
 449 00ec EE 55 8C 01             		mov.L	1584[r5], r5
 450                             		.loc 1 329 8 view .LVU146
 451 00f0 FD 78 C5 00 10          		tst	#0x1000, r5
 452 00f5 3B EE 01                		bne	.L67
 453                             	.L39:
 330:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 331:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI6_TEI6 */
 332:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI6_TEI6, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 333:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 334:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 335:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS17 */
 336:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS17)
 454                             		.loc 1 336 5 is_stmt 1 view .LVU147
 455                             		.loc 1 336 28 is_stmt 0 view .LVU148
 456 00f8 FB 5E 00 70 08          		mov.L	#0x87000, r5
 457 00fd EE 55 8C 01             		mov.L	1584[r5], r5
 458                             		.loc 1 336 8 view .LVU149
 459 0101 FD 7C C5 00 00 02       		tst	#0x20000, r5
 460 0107 3B EE 01                		bne	.L68
 461                             	.L40:
 337:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 338:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_ERI12 */
 339:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_ERI12, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 340:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 341:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 342:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS16 */
 343:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS16)
 462                             		.loc 1 343 5 is_stmt 1 view .LVU150
 463                             		.loc 1 343 28 is_stmt 0 view .LVU151
 464 010a FB 5E 00 70 08          		mov.L	#0x87000, r5
 465 010f EE 55 8C 01             		mov.L	1584[r5], r5
 466                             		.loc 1 343 8 view .LVU152
 467 0113 FD 7C C5 00 00 01       		tst	#0x10000, r5
 468 0119 3B EE 01                		bne	.L69
 469                             	.L41:
 344:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 345:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_TEI12 */
 346:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_TEI12, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 347:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 348:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 349:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS18 */
 350:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS18)
 470                             		.loc 1 350 5 is_stmt 1 view .LVU153
 471                             		.loc 1 350 28 is_stmt 0 view .LVU154
 472 011c FB 5E 00 70 08          		mov.L	#0x87000, r5
 473 0121 EE 55 8C 01             		mov.L	1584[r5], r5
 474                             		.loc 1 350 8 view .LVU155
 475 0125 FD 7C C5 00 00 04       		tst	#0x40000, r5
 476 012b 3B EE 01                		bne	.L70
 477                             	.L42:
 351:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 352:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_SCIX0 */
 353:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_SCIX0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 354:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 355:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 356:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS19 */
 357:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS19)
 478                             		.loc 1 357 5 is_stmt 1 view .LVU156
 479                             		.loc 1 357 28 is_stmt 0 view .LVU157
 480 012e FB 5E 00 70 08          		mov.L	#0x87000, r5
 481 0133 EE 55 8C 01             		mov.L	1584[r5], r5
 482                             		.loc 1 357 8 view .LVU158
 483 0137 FD 7C C5 00 00 08       		tst	#0x80000, r5
 484 013d 3B EE 01                		bne	.L71
 485                             	.L43:
 358:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 359:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_SCIX1 */
 360:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_SCIX1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 361:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 362:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 363:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS20 */
 364:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS20)
 486                             		.loc 1 364 5 is_stmt 1 view .LVU159
 487                             		.loc 1 364 28 is_stmt 0 view .LVU160
 488 0140 FB 5E 00 70 08          		mov.L	#0x87000, r5
 489 0145 EE 55 8C 01             		mov.L	1584[r5], r5
 490                             		.loc 1 364 8 view .LVU161
 491 0149 FD 7C C5 00 00 10       		tst	#0x100000, r5
 492 014f 3B EE 01                		bne	.L72
 493                             	.L44:
 365:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 366:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_SCIX2 */
 367:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_SCIX2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 368:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 369:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 370:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS21 */
 371:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS21)
 494                             		.loc 1 371 5 is_stmt 1 view .LVU162
 495                             		.loc 1 371 28 is_stmt 0 view .LVU163
 496 0152 FB 5E 00 70 08          		mov.L	#0x87000, r5
 497 0157 EE 55 8C 01             		mov.L	1584[r5], r5
 498                             		.loc 1 371 8 view .LVU164
 499 015b FD 7C C5 00 00 20       		tst	#0x200000, r5
 500 0161 3B EE 01                		bne	.L73
 501                             	.L45:
 372:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 373:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_SCI12_SCIX3 */
 374:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_SCI12_SCIX3, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 375:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 376:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 377:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS24 */
 378:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS24)
 502                             		.loc 1 378 5 is_stmt 1 view .LVU165
 503                             		.loc 1 378 28 is_stmt 0 view .LVU166
 504 0164 FB 5E 00 70 08          		mov.L	#0x87000, r5
 505 0169 EE 55 8C 01             		mov.L	1584[r5], r5
 506                             		.loc 1 378 8 view .LVU167
 507 016d FD 70 C5 00 00 00 01    		tst	#0x1000000, r5
 508 0174 3B ED 01                		bne	.L74
 509                             	.L46:
 379:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 380:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_QSPI_QSPSSLI */
 381:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_QSPI_QSPSSLI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 382:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 383:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 384:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS26 */
 385:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS26)
 510                             		.loc 1 385 5 is_stmt 1 view .LVU168
 511                             		.loc 1 385 28 is_stmt 0 view .LVU169
 512 0177 FB 5E 00 70 08          		mov.L	#0x87000, r5
 513 017c EE 55 8C 01             		mov.L	1584[r5], r5
 514                             		.loc 1 385 8 view .LVU170
 515 0180 FD 70 C5 00 00 00 04    		tst	#0x4000000, r5
 516 0187 3B EC 01                		bne	.L75
 517                             	.L47:
 386:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 387:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_CAC_FERRI */
 388:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_CAC_FERRI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 389:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 390:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 391:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS27 */
 392:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS27)
 518                             		.loc 1 392 5 is_stmt 1 view .LVU171
 519                             		.loc 1 392 28 is_stmt 0 view .LVU172
 520 018a FB 5E 00 70 08          		mov.L	#0x87000, r5
 521 018f EE 55 8C 01             		mov.L	1584[r5], r5
 522                             		.loc 1 392 8 view .LVU173
 523 0193 FD 70 C5 00 00 00 08    		tst	#0x8000000, r5
 524 019a 3B EB 01                		bne	.L76
 525                             	.L48:
 393:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 394:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_CAC_MENDI */
 395:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_CAC_MENDI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 396:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 397:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 398:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS28 */
 399:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS28)
 526                             		.loc 1 399 5 is_stmt 1 view .LVU174
 527                             		.loc 1 399 28 is_stmt 0 view .LVU175
 528 019d FB 5E 00 70 08          		mov.L	#0x87000, r5
 529 01a2 EE 55 8C 01             		mov.L	1584[r5], r5
 530                             		.loc 1 399 8 view .LVU176
 531 01a6 FD 70 C5 00 00 00 10    		tst	#0x10000000, r5
 532 01ad 3B EA 01                		bne	.L77
 533                             	.L49:
 400:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 401:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_CAC_OVFI */
 402:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_CAC_OVFI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 403:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 404:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 405:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS29 */
 406:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS29)
 534                             		.loc 1 406 5 is_stmt 1 view .LVU177
 535                             		.loc 1 406 28 is_stmt 0 view .LVU178
 536 01b0 FB 5E 00 70 08          		mov.L	#0x87000, r5
 537 01b5 EE 55 8C 01             		mov.L	1584[r5], r5
 538                             		.loc 1 406 8 view .LVU179
 539 01b9 FD 70 C5 00 00 00 20    		tst	#0x20000000, r5
 540 01c0 3B E9 01                		bne	.L78
 541                             	.L50:
 407:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 408:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_DOC_DOPCI */
 409:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_DOC_DOPCI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 410:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 411:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 412:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS31 */
 413:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS31)
 542                             		.loc 1 413 5 is_stmt 1 view .LVU180
 543                             		.loc 1 413 28 is_stmt 0 view .LVU181
 544 01c3 FB 5E 00 70 08          		mov.L	#0x87000, r5
 545 01c8 EE 55 8C 01             		mov.L	1584[r5], r5
 546                             		.loc 1 413 8 view .LVU182
 547 01cc 61 05                   		cmp	#0, r5
 548 01ce 28 05 38 EB 01          		blt	.L79
 549                             	.L51:
 414:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 415:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_PDC_PCERI */
 416:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_PDC_PCERI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 417:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 418:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 419:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL0 IS30 */
 420:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL0.BIT.IS30)
 550                             		.loc 1 420 5 is_stmt 1 view .LVU183
 551                             		.loc 1 420 28 is_stmt 0 view .LVU184
 552 01d3 FB 5E 00 70 08          		mov.L	#0x87000, r5
 553 01d8 EE 55 8C 01             		mov.L	1584[r5], r5
 554                             		.loc 1 420 8 view .LVU185
 555 01dc FD 70 C5 00 00 00 40    		tst	#0x40000000, r5
 556 01e3 3B EA 01                		bne	.L80
 557                             	.L25:
 421:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 422:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL0_PDC_PCFEI */
 423:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL0_PDC_PCFEI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 424:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 425:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_bl0_handler_isr() */
 558                             		.loc 1 425 1 view .LVU186
 559 01e6 7E B3                   		pop	r3
 560 01e8 7E B2                   		pop	r2
 561 01ea FB 1E 30 14 08          		mov.L	#0x81430, r1
 562 01ef E3 12                   		mov.L	r2, [r1]
 563 01f1 A0 1B                   		mov.L	r3, 4[r1]
 564 01f3 6F 15                   		popm	r1-r5
 565 01f5 6F EF                   		popm	r14-r15
 566 01f7 7F 95                   		rte
 567                             	.L54:
 241:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 568                             		.loc 1 241 9 is_stmt 1 view .LVU187
 569 01f9 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 570 01ff 66 02                   		mov.L	#0, r2
 571 0201 75 41 1D                		mov.L	#29, r1
 572 0204 05 00 00 00             		bsr	_R_BSP_InterruptControl
 573                             	.LVL41:
 574 0208 38 19 FE                		bra	.L26
 575                             	.L55:
 248:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 576                             		.loc 1 248 9 view .LVU188
 577 020b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 578 0211 66 02                   		mov.L	#0, r2
 579 0213 75 41 1C                		mov.L	#28, r1
 580 0216 05 00 00 00             		bsr	_R_BSP_InterruptControl
 581                             	.LVL42:
 582 021a 38 17 FE                		bra	.L27
 583                             	.L56:
 255:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 584                             		.loc 1 255 9 view .LVU189
 585 021d FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 586 0223 66 02                   		mov.L	#0, r2
 587 0225 75 41 1F                		mov.L	#31, r1
 588 0228 05 00 00 00             		bsr	_R_BSP_InterruptControl
 589                             	.LVL43:
 590 022c 38 15 FE                		bra	.L28
 591                             	.L57:
 262:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 592                             		.loc 1 262 9 view .LVU190
 593 022f FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 594 0235 66 02                   		mov.L	#0, r2
 595 0237 75 41 1E                		mov.L	#30, r1
 596 023a 05 00 00 00             		bsr	_R_BSP_InterruptControl
 597                             	.LVL44:
 598 023e 38 13 FE                		bra	.L29
 599                             	.L58:
 269:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 600                             		.loc 1 269 9 view .LVU191
 601 0241 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 602 0247 66 02                   		mov.L	#0, r2
 603 0249 75 41 21                		mov.L	#33, r1
 604 024c 05 00 00 00             		bsr	_R_BSP_InterruptControl
 605                             	.LVL45:
 606 0250 38 11 FE                		bra	.L30
 607                             	.L59:
 276:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 608                             		.loc 1 276 9 view .LVU192
 609 0253 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 610 0259 66 02                   		mov.L	#0, r2
 611 025b 75 41 20                		mov.L	#32, r1
 612 025e 05 00 00 00             		bsr	_R_BSP_InterruptControl
 613                             	.LVL46:
 614 0262 38 0F FE                		bra	.L31
 615                             	.L60:
 283:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 616                             		.loc 1 283 9 view .LVU193
 617 0265 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 618 026b 66 02                   		mov.L	#0, r2
 619 026d 75 41 23                		mov.L	#35, r1
 620 0270 05 00 00 00             		bsr	_R_BSP_InterruptControl
 621                             	.LVL47:
 622 0274 38 0E FE                		bra	.L32
 623                             	.L61:
 290:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 624                             		.loc 1 290 9 view .LVU194
 625 0277 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 626 027d 66 02                   		mov.L	#0, r2
 627 027f 75 41 22                		mov.L	#34, r1
 628 0282 05 00 00 00             		bsr	_R_BSP_InterruptControl
 629                             	.LVL48:
 630 0286 38 0C FE                		bra	.L33
 631                             	.L62:
 297:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 632                             		.loc 1 297 9 view .LVU195
 633 0289 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 634 028f 66 02                   		mov.L	#0, r2
 635 0291 75 41 25                		mov.L	#37, r1
 636 0294 05 00 00 00             		bsr	_R_BSP_InterruptControl
 637                             	.LVL49:
 638 0298 38 0B FE                		bra	.L34
 639                             	.L63:
 304:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 640                             		.loc 1 304 9 view .LVU196
 641 029b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 642 02a1 66 02                   		mov.L	#0, r2
 643 02a3 75 41 24                		mov.L	#36, r1
 644 02a6 05 00 00 00             		bsr	_R_BSP_InterruptControl
 645                             	.LVL50:
 646 02aa 38 0A FE                		bra	.L35
 647                             	.L64:
 311:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 648                             		.loc 1 311 9 view .LVU197
 649 02ad FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 650 02b3 66 02                   		mov.L	#0, r2
 651 02b5 75 41 27                		mov.L	#39, r1
 652 02b8 05 00 00 00             		bsr	_R_BSP_InterruptControl
 653                             	.LVL51:
 654 02bc 38 09 FE                		bra	.L36
 655                             	.L65:
 318:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 656                             		.loc 1 318 9 view .LVU198
 657 02bf FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 658 02c5 66 02                   		mov.L	#0, r2
 659 02c7 75 41 26                		mov.L	#38, r1
 660 02ca 05 00 00 00             		bsr	_R_BSP_InterruptControl
 661                             	.LVL52:
 662 02ce 38 08 FE                		bra	.L37
 663                             	.L66:
 325:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 664                             		.loc 1 325 9 view .LVU199
 665 02d1 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 666 02d7 66 02                   		mov.L	#0, r2
 667 02d9 75 41 29                		mov.L	#41, r1
 668 02dc 05 00 00 00             		bsr	_R_BSP_InterruptControl
 669                             	.LVL53:
 670 02e0 38 07 FE                		bra	.L38
 671                             	.L67:
 332:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 672                             		.loc 1 332 9 view .LVU200
 673 02e3 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 674 02e9 66 02                   		mov.L	#0, r2
 675 02eb 75 41 28                		mov.L	#40, r1
 676 02ee 05 00 00 00             		bsr	_R_BSP_InterruptControl
 677                             	.LVL54:
 678 02f2 38 06 FE                		bra	.L39
 679                             	.L68:
 339:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 680                             		.loc 1 339 9 view .LVU201
 681 02f5 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 682 02fb 66 02                   		mov.L	#0, r2
 683 02fd 75 41 2B                		mov.L	#43, r1
 684 0300 05 00 00 00             		bsr	_R_BSP_InterruptControl
 685                             	.LVL55:
 686 0304 38 06 FE                		bra	.L40
 687                             	.L69:
 346:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 688                             		.loc 1 346 9 view .LVU202
 689 0307 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 690 030d 66 02                   		mov.L	#0, r2
 691 030f 75 41 2A                		mov.L	#42, r1
 692 0312 05 00 00 00             		bsr	_R_BSP_InterruptControl
 693                             	.LVL56:
 694 0316 38 06 FE                		bra	.L41
 695                             	.L70:
 353:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 696                             		.loc 1 353 9 view .LVU203
 697 0319 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 698 031f 66 02                   		mov.L	#0, r2
 699 0321 75 41 2C                		mov.L	#44, r1
 700 0324 05 00 00 00             		bsr	_R_BSP_InterruptControl
 701                             	.LVL57:
 702 0328 38 06 FE                		bra	.L42
 703                             	.L71:
 360:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 704                             		.loc 1 360 9 view .LVU204
 705 032b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 706 0331 66 02                   		mov.L	#0, r2
 707 0333 75 41 2D                		mov.L	#45, r1
 708 0336 05 00 00 00             		bsr	_R_BSP_InterruptControl
 709                             	.LVL58:
 710 033a 38 06 FE                		bra	.L43
 711                             	.L72:
 367:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 712                             		.loc 1 367 9 view .LVU205
 713 033d FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 714 0343 66 02                   		mov.L	#0, r2
 715 0345 75 41 2E                		mov.L	#46, r1
 716 0348 05 00 00 00             		bsr	_R_BSP_InterruptControl
 717                             	.LVL59:
 718 034c 38 06 FE                		bra	.L44
 719                             	.L73:
 374:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 720                             		.loc 1 374 9 view .LVU206
 721 034f FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 722 0355 66 02                   		mov.L	#0, r2
 723 0357 75 41 2F                		mov.L	#47, r1
 724 035a 05 00 00 00             		bsr	_R_BSP_InterruptControl
 725                             	.LVL60:
 726 035e 38 06 FE                		bra	.L45
 727                             	.L74:
 381:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 728                             		.loc 1 381 9 view .LVU207
 729 0361 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 730 0367 66 02                   		mov.L	#0, r2
 731 0369 75 41 30                		mov.L	#48, r1
 732 036c 05 00 00 00             		bsr	_R_BSP_InterruptControl
 733                             	.LVL61:
 734 0370 38 07 FE                		bra	.L46
 735                             	.L75:
 388:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 736                             		.loc 1 388 9 view .LVU208
 737 0373 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 738 0379 66 02                   		mov.L	#0, r2
 739 037b 75 41 31                		mov.L	#49, r1
 740 037e 05 00 00 00             		bsr	_R_BSP_InterruptControl
 741                             	.LVL62:
 742 0382 38 08 FE                		bra	.L47
 743                             	.L76:
 395:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 744                             		.loc 1 395 9 view .LVU209
 745 0385 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 746 038b 66 02                   		mov.L	#0, r2
 747 038d 75 41 32                		mov.L	#50, r1
 748 0390 05 00 00 00             		bsr	_R_BSP_InterruptControl
 749                             	.LVL63:
 750 0394 38 09 FE                		bra	.L48
 751                             	.L77:
 402:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 752                             		.loc 1 402 9 view .LVU210
 753 0397 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 754 039d 66 02                   		mov.L	#0, r2
 755 039f 75 41 33                		mov.L	#51, r1
 756 03a2 05 00 00 00             		bsr	_R_BSP_InterruptControl
 757                             	.LVL64:
 758 03a6 38 0A FE                		bra	.L49
 759                             	.L78:
 409:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 760                             		.loc 1 409 9 view .LVU211
 761 03a9 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 762 03af 66 02                   		mov.L	#0, r2
 763 03b1 75 41 34                		mov.L	#52, r1
 764 03b4 05 00 00 00             		bsr	_R_BSP_InterruptControl
 765                             	.LVL65:
 766 03b8 38 0B FE                		bra	.L50
 767                             	.L79:
 416:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 768                             		.loc 1 416 9 view .LVU212
 769 03bb FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 770 03c1 66 02                   		mov.L	#0, r2
 771 03c3 75 41 36                		mov.L	#54, r1
 772 03c6 05 00 00 00             		bsr	_R_BSP_InterruptControl
 773                             	.LVL66:
 774 03ca 38 09 FE                		bra	.L51
 775                             	.L80:
 423:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 776                             		.loc 1 423 9 view .LVU213
 777 03cd FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 778 03d3 66 02                   		mov.L	#0, r2
 779 03d5 75 41 35                		mov.L	#53, r1
 780 03d8 05 00 00 00             		bsr	_R_BSP_InterruptControl
 781                             	.LVL67:
 782                             		.loc 1 425 1 is_stmt 0 view .LVU214
 783 03dc 38 0A FE                		bra	.L25
 784                             	.LFE4:
 786                             		.section	.text.group_bl1_handler_isr,"ax",@progbits
 788                             	_group_bl1_handler_isr:
 789                             	.LFB5:
 426:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 427:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 428:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_bl1_handler_isr
 429:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group BL1 interrupts. The way this code works is that for ea
 430:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 431:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 432:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 433:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 434:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 435:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 436:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 437:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_bl1_handler_isr (void)
 438:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 790                             		.loc 1 438 1 is_stmt 1 view -0
 791                             		.global	$tableentry$111$.rvectors
 792                             	$tableentry$111$.rvectors:
 793                             		; Note: Interrupt Handler
 794 0000 6E EF                   		pushm	r14-r15
 795                             	.LCFI4:
 796 0002 6E 15                   		pushm	r1-r5
 797                             	.LCFI5:
 798 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 799 0009 A8 1B                   		mov.L	4[r1], r3
 800 000b EC 12                   		mov.L	[r1], r2
 801 000d 7E A2                   		push.l	r2
 802                             	.LCFI6:
 803 000f 7E A3                   		push.l	r3
 804                             	.LCFI7:
 439:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS3 */
 440:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS3)
 805                             		.loc 1 440 5 view .LVU216
 806                             		.loc 1 440 28 is_stmt 0 view .LVU217
 807 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 808 0016 EE 55 8D 01             		mov.L	1588[r5], r5
 809                             		.loc 1 440 8 view .LVU218
 810 001a FD 74 C5 08             		tst	#8, r5
 811 001e 3B 85 01                		bne	.L105
 812                             	.L82:
 441:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 442:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_SDHI_CDETI */
 443:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_SDHI_CDETI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 444:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 445:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 446:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS4 */
 447:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS4)
 813                             		.loc 1 447 5 is_stmt 1 view .LVU219
 814                             		.loc 1 447 28 is_stmt 0 view .LVU220
 815 0021 FB 5E 00 70 08          		mov.L	#0x87000, r5
 816 0026 EE 55 8D 01             		mov.L	1588[r5], r5
 817                             		.loc 1 447 8 view .LVU221
 818 002a FD 74 C5 10             		tst	#16, r5
 819 002e 3B 87 01                		bne	.L106
 820                             	.L83:
 448:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 449:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_SDHI_CACI */
 450:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_SDHI_CACI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 451:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 452:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 453:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS5 */
 454:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS5)
 821                             		.loc 1 454 5 is_stmt 1 view .LVU222
 822                             		.loc 1 454 28 is_stmt 0 view .LVU223
 823 0031 FB 5E 00 70 08          		mov.L	#0x87000, r5
 824 0036 EE 55 8D 01             		mov.L	1588[r5], r5
 825                             		.loc 1 454 8 view .LVU224
 826 003a FD 74 C5 20             		tst	#32, r5
 827 003e 3B 89 01                		bne	.L107
 828                             	.L84:
 455:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 456:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_SDHI_SDACI */
 457:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_SDHI_SDACI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 458:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 459:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 460:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS6 */
 461:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS6)
 829                             		.loc 1 461 5 is_stmt 1 view .LVU225
 830                             		.loc 1 461 28 is_stmt 0 view .LVU226
 831 0041 FB 5E 00 70 08          		mov.L	#0x87000, r5
 832 0046 EE 55 8D 01             		mov.L	1588[r5], r5
 833                             		.loc 1 461 8 view .LVU227
 834 004a FD 74 C5 40             		tst	#0x40, r5
 835 004e 3B 8B 01                		bne	.L108
 836                             	.L85:
 462:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 463:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_MMCIF_CDETIO */
 464:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_MMCIF_CDETIO, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 465:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 466:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 467:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS7 */
 468:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS7)
 837                             		.loc 1 468 5 is_stmt 1 view .LVU228
 838                             		.loc 1 468 28 is_stmt 0 view .LVU229
 839 0051 FB 5E 00 70 08          		mov.L	#0x87000, r5
 840 0056 EE 55 8D 01             		mov.L	1588[r5], r5
 841                             		.loc 1 468 8 view .LVU230
 842 005a FD 78 C5 80 00          		tst	#0x80, r5
 843 005f 3B 8C 01                		bne	.L109
 844                             	.L86:
 469:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 470:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_MMCIF_ERRIO */
 471:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_MMCIF_ERRIO, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 472:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 473:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 474:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS8 */
 475:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS8)
 845                             		.loc 1 475 5 is_stmt 1 view .LVU231
 846                             		.loc 1 475 28 is_stmt 0 view .LVU232
 847 0062 FB 5E 00 70 08          		mov.L	#0x87000, r5
 848 0067 EE 55 8D 01             		mov.L	1588[r5], r5
 849                             		.loc 1 475 8 view .LVU233
 850 006b FD 78 C5 00 01          		tst	#0x100, r5
 851 0070 3B 8D 01                		bne	.L110
 852                             	.L87:
 476:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 477:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_MMCIF_ACCIO */
 478:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_MMCIF_ACCIO, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 479:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 480:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 481:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS9 */
 482:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS9)
 853                             		.loc 1 482 5 is_stmt 1 view .LVU234
 854                             		.loc 1 482 28 is_stmt 0 view .LVU235
 855 0073 FB 5E 00 70 08          		mov.L	#0x87000, r5
 856 0078 EE 55 8D 01             		mov.L	1588[r5], r5
 857                             		.loc 1 482 8 view .LVU236
 858 007c FD 78 C5 00 02          		tst	#0x200, r5
 859 0081 3B 8E 01                		bne	.L111
 860                             	.L88:
 483:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 484:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_POE3_OEI1 */
 485:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_POE3_OEI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 486:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 487:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 488:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS10 */
 489:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS10)
 861                             		.loc 1 489 5 is_stmt 1 view .LVU237
 862                             		.loc 1 489 28 is_stmt 0 view .LVU238
 863 0084 FB 5E 00 70 08          		mov.L	#0x87000, r5
 864 0089 EE 55 8D 01             		mov.L	1588[r5], r5
 865                             		.loc 1 489 8 view .LVU239
 866 008d FD 78 C5 00 04          		tst	#0x400, r5
 867 0092 3B 8F 01                		bne	.L112
 868                             	.L89:
 490:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 491:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_POE3_OEI2 */
 492:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_POE3_OEI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 493:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 494:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 495:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS11 */
 496:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS11)
 869                             		.loc 1 496 5 is_stmt 1 view .LVU240
 870                             		.loc 1 496 28 is_stmt 0 view .LVU241
 871 0095 FB 5E 00 70 08          		mov.L	#0x87000, r5
 872 009a EE 55 8D 01             		mov.L	1588[r5], r5
 873                             		.loc 1 496 8 view .LVU242
 874 009e FD 78 C5 00 08          		tst	#0x800, r5
 875 00a3 3B 90 01                		bne	.L113
 876                             	.L90:
 497:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 498:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_POE3_OEI3 */
 499:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_POE3_OEI3, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 500:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 501:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 502:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS12 */
 503:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS12)
 877                             		.loc 1 503 5 is_stmt 1 view .LVU243
 878                             		.loc 1 503 28 is_stmt 0 view .LVU244
 879 00a6 FB 5E 00 70 08          		mov.L	#0x87000, r5
 880 00ab EE 55 8D 01             		mov.L	1588[r5], r5
 881                             		.loc 1 503 8 view .LVU245
 882 00af FD 78 C5 00 10          		tst	#0x1000, r5
 883 00b4 3B 91 01                		bne	.L114
 884                             	.L91:
 504:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 505:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_POE3_OEI4 */
 506:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_POE3_OEI4, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 507:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 508:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 509:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS14 */
 510:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS14)
 885                             		.loc 1 510 5 is_stmt 1 view .LVU246
 886                             		.loc 1 510 28 is_stmt 0 view .LVU247
 887 00b7 FB 5E 00 70 08          		mov.L	#0x87000, r5
 888 00bc EE 55 8D 01             		mov.L	1588[r5], r5
 889                             		.loc 1 510 8 view .LVU248
 890 00c0 FD 78 C5 00 40          		tst	#0x4000, r5
 891 00c5 3B 92 01                		bne	.L115
 892                             	.L92:
 511:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 512:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC0_EEI0 */
 513:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC0_EEI0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 514:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 515:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 516:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS13 */
 517:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS13)
 893                             		.loc 1 517 5 is_stmt 1 view .LVU249
 894                             		.loc 1 517 28 is_stmt 0 view .LVU250
 895 00c8 FB 5E 00 70 08          		mov.L	#0x87000, r5
 896 00cd EE 55 8D 01             		mov.L	1588[r5], r5
 897                             		.loc 1 517 8 view .LVU251
 898 00d1 FD 78 C5 00 20          		tst	#0x2000, r5
 899 00d6 3B 93 01                		bne	.L116
 900                             	.L93:
 518:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 519:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC0_TEI0 */
 520:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC0_TEI0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 521:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 522:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 523:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS16 */
 524:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS16)
 901                             		.loc 1 524 5 is_stmt 1 view .LVU252
 902                             		.loc 1 524 28 is_stmt 0 view .LVU253
 903 00d9 FB 5E 00 70 08          		mov.L	#0x87000, r5
 904 00de EE 55 8D 01             		mov.L	1588[r5], r5
 905                             		.loc 1 524 8 view .LVU254
 906 00e2 FD 7C C5 00 00 01       		tst	#0x10000, r5
 907 00e8 3B 93 01                		bne	.L117
 908                             	.L94:
 525:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 526:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC2_EEI2 */
 527:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC2_EEI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 528:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 529:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 530:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS15 */
 531:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS15)
 909                             		.loc 1 531 5 is_stmt 1 view .LVU255
 910                             		.loc 1 531 28 is_stmt 0 view .LVU256
 911 00eb FB 5E 00 70 08          		mov.L	#0x87000, r5
 912 00f0 EE 55 8D 01             		mov.L	1588[r5], r5
 913                             		.loc 1 531 8 view .LVU257
 914 00f4 FD 7C C5 00 80 00       		tst	#0x8000, r5
 915 00fa 3B 93 01                		bne	.L118
 916                             	.L95:
 532:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 533:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC2_TEI2 */
 534:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC2_TEI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 535:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 536:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 537:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS17 */
 538:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS17)
 917                             		.loc 1 538 5 is_stmt 1 view .LVU258
 918                             		.loc 1 538 28 is_stmt 0 view .LVU259
 919 00fd FB 5E 00 70 08          		mov.L	#0x87000, r5
 920 0102 EE 55 8D 01             		mov.L	1588[r5], r5
 921                             		.loc 1 538 8 view .LVU260
 922 0106 FD 7C C5 00 00 02       		tst	#0x20000, r5
 923 010c 3B 93 01                		bne	.L119
 924                             	.L96:
 539:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 540:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_SSIE0_SSIF0 */
 541:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_SSIE0_SSIF0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 542:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 543:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 544:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS18 */
 545:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS18)
 925                             		.loc 1 545 5 is_stmt 1 view .LVU261
 926                             		.loc 1 545 28 is_stmt 0 view .LVU262
 927 010f FB 5E 00 70 08          		mov.L	#0x87000, r5
 928 0114 EE 55 8D 01             		mov.L	1588[r5], r5
 929                             		.loc 1 545 8 view .LVU263
 930 0118 FD 7C C5 00 00 04       		tst	#0x40000, r5
 931 011e 3B 93 01                		bne	.L120
 932                             	.L97:
 546:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 547:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_SSIE1_SSIF1 */
 548:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_SSIE1_SSIF1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 549:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 550:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 551:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS20 */
 552:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS20)
 933                             		.loc 1 552 5 is_stmt 1 view .LVU264
 934                             		.loc 1 552 28 is_stmt 0 view .LVU265
 935 0121 FB 5E 00 70 08          		mov.L	#0x87000, r5
 936 0126 EE 55 8D 01             		mov.L	1588[r5], r5
 937                             		.loc 1 552 8 view .LVU266
 938 012a FD 7C C5 00 00 10       		tst	#0x100000, r5
 939 0130 3B 93 01                		bne	.L121
 940                             	.L98:
 553:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 554:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_S12AD0_S12CMPAI */
 555:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_S12AD0_S12CMPAI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_P
 556:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 557:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 558:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS21 */
 559:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS21)
 941                             		.loc 1 559 5 is_stmt 1 view .LVU267
 942                             		.loc 1 559 28 is_stmt 0 view .LVU268
 943 0133 FB 5E 00 70 08          		mov.L	#0x87000, r5
 944 0138 EE 55 8D 01             		mov.L	1588[r5], r5
 945                             		.loc 1 559 8 view .LVU269
 946 013c FD 7C C5 00 00 20       		tst	#0x200000, r5
 947 0142 3B 93 01                		bne	.L122
 948                             	.L99:
 560:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 561:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_S12AD0_S12CMPBI */
 562:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_S12AD0_S12CMPBI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_P
 563:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 564:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 565:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS22 */
 566:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS22)
 949                             		.loc 1 566 5 is_stmt 1 view .LVU270
 950                             		.loc 1 566 28 is_stmt 0 view .LVU271
 951 0145 FB 5E 00 70 08          		mov.L	#0x87000, r5
 952 014a EE 55 8D 01             		mov.L	1588[r5], r5
 953                             		.loc 1 566 8 view .LVU272
 954 014e FD 7C C5 00 00 40       		tst	#0x400000, r5
 955 0154 3B 93 01                		bne	.L123
 956                             	.L100:
 567:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 568:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_S12AD1_S12CMPAI1 */
 569:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_S12AD1_S12CMPAI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_
 570:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 571:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 572:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS23 */
 573:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS23)
 957                             		.loc 1 573 5 is_stmt 1 view .LVU273
 958                             		.loc 1 573 28 is_stmt 0 view .LVU274
 959 0157 FB 5E 00 70 08          		mov.L	#0x87000, r5
 960 015c EE 55 8D 01             		mov.L	1588[r5], r5
 961                             		.loc 1 573 8 view .LVU275
 962 0160 FD 70 C5 00 00 80 00    		tst	#0x800000, r5
 963 0167 3B 92 01                		bne	.L124
 964                             	.L101:
 574:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 575:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_S12AD1_S12CMPBI1 */
 576:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_S12AD1_S12CMPBI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_
 577:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 578:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 579:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS29 */
 580:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS29)
 965                             		.loc 1 580 5 is_stmt 1 view .LVU276
 966                             		.loc 1 580 28 is_stmt 0 view .LVU277
 967 016a FB 5E 00 70 08          		mov.L	#0x87000, r5
 968 016f EE 55 8D 01             		mov.L	1588[r5], r5
 969                             		.loc 1 580 8 view .LVU278
 970 0173 FD 70 C5 00 00 00 20    		tst	#0x20000000, r5
 971 017a 3B 91 01                		bne	.L125
 972                             	.L102:
 581:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 582:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC1_EEI1 */
 583:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC1_EEI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 584:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 585:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 586:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL1 IS28 */
 587:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL1.BIT.IS28)
 973                             		.loc 1 587 5 is_stmt 1 view .LVU279
 974                             		.loc 1 587 28 is_stmt 0 view .LVU280
 975 017d FB 5E 00 70 08          		mov.L	#0x87000, r5
 976 0182 EE 55 8D 01             		mov.L	1588[r5], r5
 977                             		.loc 1 587 8 view .LVU281
 978 0186 FD 70 C5 00 00 00 10    		tst	#0x10000000, r5
 979 018d 3B 90 01                		bne	.L126
 980                             	.L81:
 588:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 589:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL1_RIIC1_TEI1 */
 590:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL1_RIIC1_TEI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 591:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 592:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_bl1_handler_isr() */
 981                             		.loc 1 592 1 view .LVU282
 982 0190 7E B3                   		pop	r3
 983 0192 7E B2                   		pop	r2
 984 0194 FB 1E 30 14 08          		mov.L	#0x81430, r1
 985 0199 E3 12                   		mov.L	r2, [r1]
 986 019b A0 1B                   		mov.L	r3, 4[r1]
 987 019d 6F 15                   		popm	r1-r5
 988 019f 6F EF                   		popm	r14-r15
 989 01a1 7F 95                   		rte
 990                             	.L105:
 443:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 991                             		.loc 1 443 9 is_stmt 1 view .LVU283
 992 01a3 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 993 01a9 66 02                   		mov.L	#0, r2
 994 01ab 75 41 38                		mov.L	#56, r1
 995 01ae 05 00 00 00             		bsr	_R_BSP_InterruptControl
 996                             	.LVL68:
 997 01b2 38 6F FE                		bra	.L82
 998                             	.L106:
 450:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 999                             		.loc 1 450 9 view .LVU284
 1000 01b5 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1001 01bb 66 02                   		mov.L	#0, r2
 1002 01bd 75 41 39                		mov.L	#57, r1
 1003 01c0 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1004                             	.LVL69:
 1005 01c4 38 6D FE                		bra	.L83
 1006                             	.L107:
 457:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1007                             		.loc 1 457 9 view .LVU285
 1008 01c7 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1009 01cd 66 02                   		mov.L	#0, r2
 1010 01cf 75 41 3A                		mov.L	#58, r1
 1011 01d2 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1012                             	.LVL70:
 1013 01d6 38 6B FE                		bra	.L84
 1014                             	.L108:
 464:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1015                             		.loc 1 464 9 view .LVU286
 1016 01d9 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1017 01df 66 02                   		mov.L	#0, r2
 1018 01e1 75 41 3B                		mov.L	#59, r1
 1019 01e4 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1020                             	.LVL71:
 1021 01e8 38 69 FE                		bra	.L85
 1022                             	.L109:
 471:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1023                             		.loc 1 471 9 view .LVU287
 1024 01eb FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1025 01f1 66 02                   		mov.L	#0, r2
 1026 01f3 75 41 3C                		mov.L	#60, r1
 1027 01f6 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1028                             	.LVL72:
 1029 01fa 38 68 FE                		bra	.L86
 1030                             	.L110:
 478:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1031                             		.loc 1 478 9 view .LVU288
 1032 01fd FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1033 0203 66 02                   		mov.L	#0, r2
 1034 0205 75 41 3D                		mov.L	#61, r1
 1035 0208 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1036                             	.LVL73:
 1037 020c 38 67 FE                		bra	.L87
 1038                             	.L111:
 485:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1039                             		.loc 1 485 9 view .LVU289
 1040 020f FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1041 0215 66 02                   		mov.L	#0, r2
 1042 0217 75 41 3E                		mov.L	#62, r1
 1043 021a 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1044                             	.LVL74:
 1045 021e 38 66 FE                		bra	.L88
 1046                             	.L112:
 492:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1047                             		.loc 1 492 9 view .LVU290
 1048 0221 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1049 0227 66 02                   		mov.L	#0, r2
 1050 0229 75 41 3F                		mov.L	#63, r1
 1051 022c 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1052                             	.LVL75:
 1053 0230 38 65 FE                		bra	.L89
 1054                             	.L113:
 499:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1055                             		.loc 1 499 9 view .LVU291
 1056 0233 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1057 0239 66 02                   		mov.L	#0, r2
 1058 023b 75 41 40                		mov.L	#0x40, r1
 1059 023e 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1060                             	.LVL76:
 1061 0242 38 64 FE                		bra	.L90
 1062                             	.L114:
 506:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1063                             		.loc 1 506 9 view .LVU292
 1064 0245 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1065 024b 66 02                   		mov.L	#0, r2
 1066 024d 75 41 41                		mov.L	#0x41, r1
 1067 0250 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1068                             	.LVL77:
 1069 0254 38 63 FE                		bra	.L91
 1070                             	.L115:
 513:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1071                             		.loc 1 513 9 view .LVU293
 1072 0257 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1073 025d 66 02                   		mov.L	#0, r2
 1074 025f 75 41 43                		mov.L	#0x43, r1
 1075 0262 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1076                             	.LVL78:
 1077 0266 38 62 FE                		bra	.L92
 1078                             	.L116:
 520:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1079                             		.loc 1 520 9 view .LVU294
 1080 0269 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1081 026f 66 02                   		mov.L	#0, r2
 1082 0271 75 41 42                		mov.L	#0x42, r1
 1083 0274 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1084                             	.LVL79:
 1085 0278 38 61 FE                		bra	.L93
 1086                             	.L117:
 527:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1087                             		.loc 1 527 9 view .LVU295
 1088 027b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1089 0281 66 02                   		mov.L	#0, r2
 1090 0283 75 41 45                		mov.L	#0x45, r1
 1091 0286 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1092                             	.LVL80:
 1093 028a 38 61 FE                		bra	.L94
 1094                             	.L118:
 534:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1095                             		.loc 1 534 9 view .LVU296
 1096 028d FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1097 0293 66 02                   		mov.L	#0, r2
 1098 0295 75 41 44                		mov.L	#0x44, r1
 1099 0298 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1100                             	.LVL81:
 1101 029c 38 61 FE                		bra	.L95
 1102                             	.L119:
 541:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1103                             		.loc 1 541 9 view .LVU297
 1104 029f FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1105 02a5 66 02                   		mov.L	#0, r2
 1106 02a7 75 41 46                		mov.L	#0x46, r1
 1107 02aa 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1108                             	.LVL82:
 1109 02ae 38 61 FE                		bra	.L96
 1110                             	.L120:
 548:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1111                             		.loc 1 548 9 view .LVU298
 1112 02b1 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1113 02b7 66 02                   		mov.L	#0, r2
 1114 02b9 75 41 47                		mov.L	#0x47, r1
 1115 02bc 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1116                             	.LVL83:
 1117 02c0 38 61 FE                		bra	.L97
 1118                             	.L121:
 555:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1119                             		.loc 1 555 9 view .LVU299
 1120 02c3 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1121 02c9 66 02                   		mov.L	#0, r2
 1122 02cb 75 41 48                		mov.L	#0x48, r1
 1123 02ce 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1124                             	.LVL84:
 1125 02d2 38 61 FE                		bra	.L98
 1126                             	.L122:
 562:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1127                             		.loc 1 562 9 view .LVU300
 1128 02d5 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1129 02db 66 02                   		mov.L	#0, r2
 1130 02dd 75 41 49                		mov.L	#0x49, r1
 1131 02e0 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1132                             	.LVL85:
 1133 02e4 38 61 FE                		bra	.L99
 1134                             	.L123:
 569:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1135                             		.loc 1 569 9 view .LVU301
 1136 02e7 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1137 02ed 66 02                   		mov.L	#0, r2
 1138 02ef 75 41 4A                		mov.L	#0x4a, r1
 1139 02f2 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1140                             	.LVL86:
 1141 02f6 38 61 FE                		bra	.L100
 1142                             	.L124:
 576:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1143                             		.loc 1 576 9 view .LVU302
 1144 02f9 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1145 02ff 66 02                   		mov.L	#0, r2
 1146 0301 75 41 4B                		mov.L	#0x4b, r1
 1147 0304 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1148                             	.LVL87:
 1149 0308 38 62 FE                		bra	.L101
 1150                             	.L125:
 583:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1151                             		.loc 1 583 9 view .LVU303
 1152 030b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1153 0311 66 02                   		mov.L	#0, r2
 1154 0313 75 41 4D                		mov.L	#0x4d, r1
 1155 0316 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1156                             	.LVL88:
 1157 031a 38 63 FE                		bra	.L102
 1158                             	.L126:
 590:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1159                             		.loc 1 590 9 view .LVU304
 1160 031d FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1161 0323 66 02                   		mov.L	#0, r2
 1162 0325 75 41 4C                		mov.L	#0x4c, r1
 1163 0328 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1164                             	.LVL89:
 1165                             		.loc 1 592 1 is_stmt 0 view .LVU305
 1166 032c 38 64 FE                		bra	.L81
 1167                             	.LFE5:
 1169                             		.section	.text.group_bl2_handler_isr,"ax",@progbits
 1171                             	_group_bl2_handler_isr:
 1172                             	.LFB6:
 593:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 594:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 595:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_bl2_handler_isr
 596:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group BL1 interrupts. The way this code works is that for ea
 597:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 598:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 599:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 600:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 601:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 602:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 603:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 604:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_bl2_handler_isr (void)
 605:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 1173                             		.loc 1 605 1 is_stmt 1 view -0
 1174                             		.global	$tableentry$107$.rvectors
 1175                             	$tableentry$107$.rvectors:
 1176                             		; Note: Interrupt Handler
 1177 0000 6E EF                   		pushm	r14-r15
 1178                             	.LCFI8:
 1179 0002 6E 15                   		pushm	r1-r5
 1180                             	.LCFI9:
 1181 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1182 0009 A8 1B                   		mov.L	4[r1], r3
 1183 000b EC 12                   		mov.L	[r1], r2
 1184 000d 7E A2                   		push.l	r2
 1185                             	.LCFI10:
 1186 000f 7E A3                   		push.l	r3
 1187                             	.LCFI11:
 606:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL2 IS7 */
 607:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL2.BIT.IS7)
 1188                             		.loc 1 607 5 view .LVU307
 1189                             		.loc 1 607 28 is_stmt 0 view .LVU308
 1190 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1191 0016 EE 55 8E 01             		mov.L	1592[r5], r5
 1192                             		.loc 1 607 8 view .LVU309
 1193 001a FD 78 C5 80 00          		tst	#0x80, r5
 1194 001f 21 45                   		bne	.L133
 1195                             	.L128:
 608:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 609:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL2_POEG_POEGGAI */
 610:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL2_POEG_POEGGAI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 611:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 612:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 613:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL2 IS8 */
 614:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL2.BIT.IS8)
 1196                             		.loc 1 614 5 is_stmt 1 view .LVU310
 1197                             		.loc 1 614 28 is_stmt 0 view .LVU311
 1198 0021 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1199 0026 EE 55 8E 01             		mov.L	1592[r5], r5
 1200                             		.loc 1 614 8 view .LVU312
 1201 002a FD 78 C5 00 01          		tst	#0x100, r5
 1202 002f 21 46                   		bne	.L134
 1203                             	.L129:
 615:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 616:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL2_POEG_POEGGBI */
 617:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL2_POEG_POEGGBI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 618:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 619:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 620:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL2 IS9 */
 621:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL2.BIT.IS9)
 1204                             		.loc 1 621 5 is_stmt 1 view .LVU313
 1205                             		.loc 1 621 28 is_stmt 0 view .LVU314
 1206 0031 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1207 0036 EE 55 8E 01             		mov.L	1592[r5], r5
 1208                             		.loc 1 621 8 view .LVU315
 1209 003a FD 78 C5 00 02          		tst	#0x200, r5
 1210 003f 21 47                   		bne	.L135
 1211                             	.L130:
 622:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 623:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL2_POEG_POEGGCI */
 624:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL2_POEG_POEGGCI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 625:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 626:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 627:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BL2 IS10 */
 628:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBL2.BIT.IS10)
 1212                             		.loc 1 628 5 is_stmt 1 view .LVU316
 1213                             		.loc 1 628 28 is_stmt 0 view .LVU317
 1214 0041 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1215 0046 EE 55 8E 01             		mov.L	1592[r5], r5
 1216                             		.loc 1 628 8 view .LVU318
 1217 004a FD 78 C5 00 04          		tst	#0x400, r5
 1218 004f 21 48                   		bne	.L136
 1219                             	.L127:
 629:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 630:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BL2_POEG_POEGGDI */
 631:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BL2_POEG_POEGGDI, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 632:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 633:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_bl2_handler_isr() */
 1220                             		.loc 1 633 1 view .LVU319
 1221 0051 7E B3                   		pop	r3
 1222 0053 7E B2                   		pop	r2
 1223 0055 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1224 005a E3 12                   		mov.L	r2, [r1]
 1225 005c A0 1B                   		mov.L	r3, 4[r1]
 1226 005e 6F 15                   		popm	r1-r5
 1227 0060 6F EF                   		popm	r14-r15
 1228 0062 7F 95                   		rte
 1229                             	.L133:
 610:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1230                             		.loc 1 610 9 is_stmt 1 view .LVU320
 1231 0064 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1232 006a 66 02                   		mov.L	#0, r2
 1233 006c 75 41 4F                		mov.L	#0x4f, r1
 1234 006f 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1235                             	.LVL90:
 1236 0073 2E AE                   		bra	.L128
 1237                             	.L134:
 617:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1238                             		.loc 1 617 9 view .LVU321
 1239 0075 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1240 007b 66 02                   		mov.L	#0, r2
 1241 007d 75 41 50                		mov.L	#0x50, r1
 1242 0080 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1243                             	.LVL91:
 1244 0084 2E AD                   		bra	.L129
 1245                             	.L135:
 624:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1246                             		.loc 1 624 9 view .LVU322
 1247 0086 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1248 008c 66 02                   		mov.L	#0, r2
 1249 008e 75 41 51                		mov.L	#0x51, r1
 1250 0091 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1251                             	.LVL92:
 1252 0095 2E AC                   		bra	.L130
 1253                             	.L136:
 631:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1254                             		.loc 1 631 9 view .LVU323
 1255 0097 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1256 009d 66 02                   		mov.L	#0, r2
 1257 009f 75 41 52                		mov.L	#0x52, r1
 1258 00a2 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1259                             	.LVL93:
 1260                             		.loc 1 633 1 is_stmt 0 view .LVU324
 1261 00a6 2E AB                   		bra	.L127
 1262                             	.LFE6:
 1264                             		.section	.text.group_al0_handler_isr,"ax",@progbits
 1266                             	_group_al0_handler_isr:
 1267                             	.LFB7:
 634:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 635:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 636:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_al0_handler_isr
 637:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group AL0 interrupts. The way this code works is that for ea
 638:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 639:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 640:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 641:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 642:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 643:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 644:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 645:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_al0_handler_isr (void)
 646:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 1268                             		.loc 1 646 1 is_stmt 1 view -0
 1269                             		.global	$tableentry$112$.rvectors
 1270                             	$tableentry$112$.rvectors:
 1271                             		; Note: Interrupt Handler
 1272 0000 6E EF                   		pushm	r14-r15
 1273                             	.LCFI12:
 1274 0002 6E 15                   		pushm	r1-r5
 1275                             	.LCFI13:
 1276 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1277 0009 A8 1B                   		mov.L	4[r1], r3
 1278 000b EC 12                   		mov.L	[r1], r2
 1279 000d 7E A2                   		push.l	r2
 1280                             	.LCFI14:
 1281 000f 7E A3                   		push.l	r3
 1282                             	.LCFI15:
 647:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS1 */
 648:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS1)
 1283                             		.loc 1 648 5 view .LVU326
 1284                             		.loc 1 648 28 is_stmt 0 view .LVU327
 1285 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1286 0016 EE 55 0C 02             		mov.L	2096[r5], r5
 1287                             		.loc 1 648 8 view .LVU328
 1288 001a FD 74 C5 02             		tst	#2, r5
 1289 001e 3B 1B 01                		bne	.L155
 1290                             	.L138:
 649:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 650:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI8_ERI8 */
 651:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI8_ERI8, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 652:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 653:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 654:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS0 */
 655:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS0)
 1291                             		.loc 1 655 5 is_stmt 1 view .LVU329
 1292                             		.loc 1 655 28 is_stmt 0 view .LVU330
 1293 0021 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1294 0026 EE 55 0C 02             		mov.L	2096[r5], r5
 1295                             		.loc 1 655 8 view .LVU331
 1296 002a FD 74 C5 01             		tst	#1, r5
 1297 002e 3B 1D 01                		bne	.L156
 1298                             	.L139:
 656:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 657:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI8_TEI8 */
 658:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI8_TEI8, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 659:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 660:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 661:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS5 */
 662:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS5)
 1299                             		.loc 1 662 5 is_stmt 1 view .LVU332
 1300                             		.loc 1 662 28 is_stmt 0 view .LVU333
 1301 0031 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1302 0036 EE 55 0C 02             		mov.L	2096[r5], r5
 1303                             		.loc 1 662 8 view .LVU334
 1304 003a FD 74 C5 20             		tst	#32, r5
 1305 003e 3B 1F 01                		bne	.L157
 1306                             	.L140:
 663:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 664:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI9_ERI9 */
 665:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI9_ERI9, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 666:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 667:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 668:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS4 */
 669:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS4)
 1307                             		.loc 1 669 5 is_stmt 1 view .LVU335
 1308                             		.loc 1 669 28 is_stmt 0 view .LVU336
 1309 0041 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1310 0046 EE 55 0C 02             		mov.L	2096[r5], r5
 1311                             		.loc 1 669 8 view .LVU337
 1312 004a FD 74 C5 10             		tst	#16, r5
 1313 004e 3B 21 01                		bne	.L158
 1314                             	.L141:
 670:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 671:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI9_TEI9 */
 672:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI9_TEI9, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 673:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 674:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 675:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS9 */
 676:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS9)
 1315                             		.loc 1 676 5 is_stmt 1 view .LVU338
 1316                             		.loc 1 676 28 is_stmt 0 view .LVU339
 1317 0051 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1318 0056 EE 55 0C 02             		mov.L	2096[r5], r5
 1319                             		.loc 1 676 8 view .LVU340
 1320 005a FD 78 C5 00 02          		tst	#0x200, r5
 1321 005f 3B 22 01                		bne	.L159
 1322                             	.L142:
 677:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 678:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI10_ERI10 */
 679:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI10_ERI10, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 680:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 681:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 682:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS8 */
 683:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS8)
 1323                             		.loc 1 683 5 is_stmt 1 view .LVU341
 1324                             		.loc 1 683 28 is_stmt 0 view .LVU342
 1325 0062 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1326 0067 EE 55 0C 02             		mov.L	2096[r5], r5
 1327                             		.loc 1 683 8 view .LVU343
 1328 006b FD 78 C5 00 01          		tst	#0x100, r5
 1329 0070 3B 23 01                		bne	.L160
 1330                             	.L143:
 684:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 685:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI10_TEI10 */
 686:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI10_TEI10, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 687:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 688:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 689:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS13 */
 690:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS13)
 1331                             		.loc 1 690 5 is_stmt 1 view .LVU344
 1332                             		.loc 1 690 28 is_stmt 0 view .LVU345
 1333 0073 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1334 0078 EE 55 0C 02             		mov.L	2096[r5], r5
 1335                             		.loc 1 690 8 view .LVU346
 1336 007c FD 78 C5 00 20          		tst	#0x2000, r5
 1337 0081 3B 24 01                		bne	.L161
 1338                             	.L144:
 691:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 692:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI11_ERI11 */
 693:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI11_ERI11, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 694:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 695:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 696:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS12 */
 697:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS12)
 1339                             		.loc 1 697 5 is_stmt 1 view .LVU347
 1340                             		.loc 1 697 28 is_stmt 0 view .LVU348
 1341 0084 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1342 0089 EE 55 0C 02             		mov.L	2096[r5], r5
 1343                             		.loc 1 697 8 view .LVU349
 1344 008d FD 78 C5 00 10          		tst	#0x1000, r5
 1345 0092 3B 25 01                		bne	.L162
 1346                             	.L145:
 698:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 699:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI11_TEI11 */
 700:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI11_TEI11, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 701:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 702:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 703:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS17 */
 704:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS17)
 1347                             		.loc 1 704 5 is_stmt 1 view .LVU350
 1348                             		.loc 1 704 28 is_stmt 0 view .LVU351
 1349 0095 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1350 009a EE 55 0C 02             		mov.L	2096[r5], r5
 1351                             		.loc 1 704 8 view .LVU352
 1352 009e FD 7C C5 00 00 02       		tst	#0x20000, r5
 1353 00a4 3B 25 01                		bne	.L163
 1354                             	.L146:
 705:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 706:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI0_SPEI0 */
 707:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI0_SPEI0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 708:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 709:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 710:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS16 */
 711:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS16)
 1355                             		.loc 1 711 5 is_stmt 1 view .LVU353
 1356                             		.loc 1 711 28 is_stmt 0 view .LVU354
 1357 00a7 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1358 00ac EE 55 0C 02             		mov.L	2096[r5], r5
 1359                             		.loc 1 711 8 view .LVU355
 1360 00b0 FD 7C C5 00 00 01       		tst	#0x10000, r5
 1361 00b6 3B 25 01                		bne	.L164
 1362                             	.L147:
 712:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 713:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI0_SPII0 */
 714:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI0_SPII0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 715:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 716:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 717:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS19 */
 718:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS19)
 1363                             		.loc 1 718 5 is_stmt 1 view .LVU356
 1364                             		.loc 1 718 28 is_stmt 0 view .LVU357
 1365 00b9 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1366 00be EE 55 0C 02             		mov.L	2096[r5], r5
 1367                             		.loc 1 718 8 view .LVU358
 1368 00c2 FD 7C C5 00 00 08       		tst	#0x80000, r5
 1369 00c8 3B 25 01                		bne	.L165
 1370                             	.L148:
 719:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 720:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI1_SPEI1 */
 721:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI1_SPEI1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 722:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 723:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 724:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS18 */
 725:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS18)
 1371                             		.loc 1 725 5 is_stmt 1 view .LVU359
 1372                             		.loc 1 725 28 is_stmt 0 view .LVU360
 1373 00cb FB 5E 00 70 08          		mov.L	#0x87000, r5
 1374 00d0 EE 55 0C 02             		mov.L	2096[r5], r5
 1375                             		.loc 1 725 8 view .LVU361
 1376 00d4 FD 7C C5 00 00 04       		tst	#0x40000, r5
 1377 00da 3B 25 01                		bne	.L166
 1378                             	.L149:
 726:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 727:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI1_SPII1 */
 728:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI1_SPII1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 729:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 730:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 731:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS21 */
 732:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS21)
 1379                             		.loc 1 732 5 is_stmt 1 view .LVU362
 1380                             		.loc 1 732 28 is_stmt 0 view .LVU363
 1381 00dd FB 5E 00 70 08          		mov.L	#0x87000, r5
 1382 00e2 EE 55 0C 02             		mov.L	2096[r5], r5
 1383                             		.loc 1 732 8 view .LVU364
 1384 00e6 FD 7C C5 00 00 20       		tst	#0x200000, r5
 1385 00ec 3B 25 01                		bne	.L167
 1386                             	.L150:
 733:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 734:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI2_SPEI2 */
 735:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI2_SPEI2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 736:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 737:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 738:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS20 */
 739:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS20)
 1387                             		.loc 1 739 5 is_stmt 1 view .LVU365
 1388                             		.loc 1 739 28 is_stmt 0 view .LVU366
 1389 00ef FB 5E 00 70 08          		mov.L	#0x87000, r5
 1390 00f4 EE 55 0C 02             		mov.L	2096[r5], r5
 1391                             		.loc 1 739 8 view .LVU367
 1392 00f8 FD 7C C5 00 00 10       		tst	#0x100000, r5
 1393 00fe 3B 25 01                		bne	.L168
 1394                             	.L151:
 740:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 741:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_RSPI2_SPII2 */
 742:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_RSPI2_SPII2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 743:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 744:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 745:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS23 */
 746:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS23)
 1395                             		.loc 1 746 5 is_stmt 1 view .LVU368
 1396                             		.loc 1 746 28 is_stmt 0 view .LVU369
 1397 0101 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1398 0106 EE 55 0C 02             		mov.L	2096[r5], r5
 1399                             		.loc 1 746 8 view .LVU370
 1400 010a FD 70 C5 00 00 80 00    		tst	#0x800000, r5
 1401 0111 3B 24 01                		bne	.L169
 1402                             	.L152:
 747:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 748:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI7_ERI7 */
 749:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI7_ERI7, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 750:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 751:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 752:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL0 IS22 */
 753:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL0.BIT.IS22)
 1403                             		.loc 1 753 5 is_stmt 1 view .LVU371
 1404                             		.loc 1 753 28 is_stmt 0 view .LVU372
 1405 0114 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1406 0119 EE 55 0C 02             		mov.L	2096[r5], r5
 1407                             		.loc 1 753 8 view .LVU373
 1408 011d FD 7C C5 00 00 40       		tst	#0x400000, r5
 1409 0123 3B 24 01                		bne	.L170
 1410                             	.L137:
 754:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 755:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL0_SCI7_TEI7 */
 756:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL0_SCI7_TEI7, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 757:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 758:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_al0_handler_isr() */
 1411                             		.loc 1 758 1 view .LVU374
 1412 0126 7E B3                   		pop	r3
 1413 0128 7E B2                   		pop	r2
 1414 012a FB 1E 30 14 08          		mov.L	#0x81430, r1
 1415 012f E3 12                   		mov.L	r2, [r1]
 1416 0131 A0 1B                   		mov.L	r3, 4[r1]
 1417 0133 6F 15                   		popm	r1-r5
 1418 0135 6F EF                   		popm	r14-r15
 1419 0137 7F 95                   		rte
 1420                             	.L155:
 651:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1421                             		.loc 1 651 9 is_stmt 1 view .LVU375
 1422 0139 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1423 013f 66 02                   		mov.L	#0, r2
 1424 0141 75 41 55                		mov.L	#0x55, r1
 1425 0144 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1426                             	.LVL94:
 1427 0148 38 D9 FE                		bra	.L138
 1428                             	.L156:
 658:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1429                             		.loc 1 658 9 view .LVU376
 1430 014b FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1431 0151 66 02                   		mov.L	#0, r2
 1432 0153 75 41 54                		mov.L	#0x54, r1
 1433 0156 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1434                             	.LVL95:
 1435 015a 38 D7 FE                		bra	.L139
 1436                             	.L157:
 665:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1437                             		.loc 1 665 9 view .LVU377
 1438 015d FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1439 0163 66 02                   		mov.L	#0, r2
 1440 0165 75 41 57                		mov.L	#0x57, r1
 1441 0168 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1442                             	.LVL96:
 1443 016c 38 D5 FE                		bra	.L140
 1444                             	.L158:
 672:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1445                             		.loc 1 672 9 view .LVU378
 1446 016f FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1447 0175 66 02                   		mov.L	#0, r2
 1448 0177 75 41 56                		mov.L	#0x56, r1
 1449 017a 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1450                             	.LVL97:
 1451 017e 38 D3 FE                		bra	.L141
 1452                             	.L159:
 679:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1453                             		.loc 1 679 9 view .LVU379
 1454 0181 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1455 0187 66 02                   		mov.L	#0, r2
 1456 0189 75 41 59                		mov.L	#0x59, r1
 1457 018c 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1458                             	.LVL98:
 1459 0190 38 D2 FE                		bra	.L142
 1460                             	.L160:
 686:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1461                             		.loc 1 686 9 view .LVU380
 1462 0193 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1463 0199 66 02                   		mov.L	#0, r2
 1464 019b 75 41 58                		mov.L	#0x58, r1
 1465 019e 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1466                             	.LVL99:
 1467 01a2 38 D1 FE                		bra	.L143
 1468                             	.L161:
 693:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1469                             		.loc 1 693 9 view .LVU381
 1470 01a5 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1471 01ab 66 02                   		mov.L	#0, r2
 1472 01ad 75 41 5B                		mov.L	#0x5b, r1
 1473 01b0 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1474                             	.LVL100:
 1475 01b4 38 D0 FE                		bra	.L144
 1476                             	.L162:
 700:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1477                             		.loc 1 700 9 view .LVU382
 1478 01b7 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1479 01bd 66 02                   		mov.L	#0, r2
 1480 01bf 75 41 5A                		mov.L	#0x5a, r1
 1481 01c2 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1482                             	.LVL101:
 1483 01c6 38 CF FE                		bra	.L145
 1484                             	.L163:
 707:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1485                             		.loc 1 707 9 view .LVU383
 1486 01c9 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1487 01cf 66 02                   		mov.L	#0, r2
 1488 01d1 75 41 5D                		mov.L	#0x5d, r1
 1489 01d4 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1490                             	.LVL102:
 1491 01d8 38 CF FE                		bra	.L146
 1492                             	.L164:
 714:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1493                             		.loc 1 714 9 view .LVU384
 1494 01db FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1495 01e1 66 02                   		mov.L	#0, r2
 1496 01e3 75 41 5C                		mov.L	#0x5c, r1
 1497 01e6 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1498                             	.LVL103:
 1499 01ea 38 CF FE                		bra	.L147
 1500                             	.L165:
 721:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1501                             		.loc 1 721 9 view .LVU385
 1502 01ed FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1503 01f3 66 02                   		mov.L	#0, r2
 1504 01f5 75 41 5F                		mov.L	#0x5f, r1
 1505 01f8 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1506                             	.LVL104:
 1507 01fc 38 CF FE                		bra	.L148
 1508                             	.L166:
 728:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1509                             		.loc 1 728 9 view .LVU386
 1510 01ff FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1511 0205 66 02                   		mov.L	#0, r2
 1512 0207 75 41 5E                		mov.L	#0x5e, r1
 1513 020a 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1514                             	.LVL105:
 1515 020e 38 CF FE                		bra	.L149
 1516                             	.L167:
 735:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1517                             		.loc 1 735 9 view .LVU387
 1518 0211 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1519 0217 66 02                   		mov.L	#0, r2
 1520 0219 75 41 61                		mov.L	#0x61, r1
 1521 021c 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1522                             	.LVL106:
 1523 0220 38 CF FE                		bra	.L150
 1524                             	.L168:
 742:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1525                             		.loc 1 742 9 view .LVU388
 1526 0223 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1527 0229 66 02                   		mov.L	#0, r2
 1528 022b 75 41 60                		mov.L	#0x60, r1
 1529 022e 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1530                             	.LVL107:
 1531 0232 38 CF FE                		bra	.L151
 1532                             	.L169:
 749:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1533                             		.loc 1 749 9 view .LVU389
 1534 0235 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1535 023b 66 02                   		mov.L	#0, r2
 1536 023d 75 41 63                		mov.L	#0x63, r1
 1537 0240 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1538                             	.LVL108:
 1539 0244 38 D0 FE                		bra	.L152
 1540                             	.L170:
 756:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1541                             		.loc 1 756 9 view .LVU390
 1542 0247 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1543 024d 66 02                   		mov.L	#0, r2
 1544 024f 75 41 62                		mov.L	#0x62, r1
 1545 0252 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1546                             	.LVL109:
 1547                             		.loc 1 758 1 is_stmt 0 view .LVU391
 1548 0256 38 D0 FE                		bra	.L137
 1549                             	.LFE7:
 1551                             		.section	.text.group_al1_handler_isr,"ax",@progbits
 1553                             	_group_al1_handler_isr:
 1554                             	.LFB8:
 759:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 760:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 761:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_al1_handler_isr
 762:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group AL1 interrupts. The way this code works is that for ea
 763:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 764:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 765:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 766:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 767:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 768:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 769:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 770:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_al1_handler_isr (void)
 771:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 1555                             		.loc 1 771 1 is_stmt 1 view -0
 1556                             		.global	$tableentry$113$.rvectors
 1557                             	$tableentry$113$.rvectors:
 1558                             		; Note: Interrupt Handler
 1559 0000 6E EF                   		pushm	r14-r15
 1560                             	.LCFI16:
 1561 0002 6E 15                   		pushm	r1-r5
 1562                             	.LCFI17:
 1563 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1564 0009 A8 1B                   		mov.L	4[r1], r3
 1565 000b EC 12                   		mov.L	[r1], r2
 1566 000d 7E A2                   		push.l	r2
 1567                             	.LCFI18:
 1568 000f 7E A3                   		push.l	r3
 1569                             	.LCFI19:
 772:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS0 */
 773:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS0)
 1570                             		.loc 1 773 5 view .LVU393
 1571                             		.loc 1 773 28 is_stmt 0 view .LVU394
 1572 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1573 0016 EE 55 0D 02             		mov.L	2100[r5], r5
 1574                             		.loc 1 773 8 view .LVU395
 1575 001a FD 74 C5 01             		tst	#1, r5
 1576 001e 3B 8A 00                		bne	.L181
 1577                             	.L172:
 774:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 775:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_EPTPC_MINT */
 776:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_EPTPC_MINT, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 777:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 778:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 779:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS1 */
 780:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS1)
 1578                             		.loc 1 780 5 is_stmt 1 view .LVU396
 1579                             		.loc 1 780 28 is_stmt 0 view .LVU397
 1580 0021 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1581 0026 EE 55 0D 02             		mov.L	2100[r5], r5
 1582                             		.loc 1 780 8 view .LVU398
 1583 002a FD 74 C5 02             		tst	#2, r5
 1584 002e 3B 8C 00                		bne	.L182
 1585                             	.L173:
 781:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 782:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_PTPEDMAC_PINT */
 783:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_PTPEDMAC_PINT, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR
 784:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 785:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 786:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS4 */
 787:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS4)
 1586                             		.loc 1 787 5 is_stmt 1 view .LVU399
 1587                             		.loc 1 787 28 is_stmt 0 view .LVU400
 1588 0031 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1589 0036 EE 55 0D 02             		mov.L	2100[r5], r5
 1590                             		.loc 1 787 8 view .LVU401
 1591 003a FD 74 C5 10             		tst	#16, r5
 1592 003e 3B 8E 00                		bne	.L183
 1593                             	.L174:
 788:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 789:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_EDMAC0_EINT0 */
 790:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_EDMAC0_EINT0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 791:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 792:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 793:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS5 */
 794:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS5)
 1594                             		.loc 1 794 5 is_stmt 1 view .LVU402
 1595                             		.loc 1 794 28 is_stmt 0 view .LVU403
 1596 0041 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1597 0046 EE 55 0D 02             		mov.L	2100[r5], r5
 1598                             		.loc 1 794 8 view .LVU404
 1599 004a FD 74 C5 20             		tst	#32, r5
 1600 004e 3B 90 00                		bne	.L184
 1601                             	.L175:
 795:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 796:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_EDMAC1_EINT1 */
 797:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_EDMAC1_EINT1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR)
 798:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 799:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 800:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS9 */
 801:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS9)
 1602                             		.loc 1 801 5 is_stmt 1 view .LVU405
 1603                             		.loc 1 801 28 is_stmt 0 view .LVU406
 1604 0051 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1605 0056 EE 55 0D 02             		mov.L	2100[r5], r5
 1606                             		.loc 1 801 8 view .LVU407
 1607 005a FD 78 C5 00 02          		tst	#0x200, r5
 1608 005f 3B 91 00                		bne	.L185
 1609                             	.L176:
 802:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 803:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_GLCDC_GR1UF */
 804:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_GLCDC_GR1UF, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 805:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 806:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 807:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS10 */
 808:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS10)
 1610                             		.loc 1 808 5 is_stmt 1 view .LVU408
 1611                             		.loc 1 808 28 is_stmt 0 view .LVU409
 1612 0062 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1613 0067 EE 55 0D 02             		mov.L	2100[r5], r5
 1614                             		.loc 1 808 8 view .LVU410
 1615 006b FD 78 C5 00 04          		tst	#0x400, r5
 1616 0070 3B 92 00                		bne	.L186
 1617                             	.L177:
 809:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 810:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_GLCDC_GR2UF */
 811:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_GLCDC_GR2UF, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 812:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 813:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 814:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS8 */
 815:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS8)
 1618                             		.loc 1 815 5 is_stmt 1 view .LVU411
 1619                             		.loc 1 815 28 is_stmt 0 view .LVU412
 1620 0073 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1621 0078 EE 55 0D 02             		mov.L	2100[r5], r5
 1622                             		.loc 1 815 8 view .LVU413
 1623 007c FD 78 C5 00 01          		tst	#0x100, r5
 1624 0081 3B 93 00                		bne	.L187
 1625                             	.L178:
 816:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 817:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_GLCDC_VPOS */
 818:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_GLCDC_VPOS, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 819:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 820:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 821:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* AL1 IS11 */
 822:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPAL1.BIT.IS11)
 1626                             		.loc 1 822 5 is_stmt 1 view .LVU414
 1627                             		.loc 1 822 28 is_stmt 0 view .LVU415
 1628 0084 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1629 0089 EE 55 0D 02             		mov.L	2100[r5], r5
 1630                             		.loc 1 822 8 view .LVU416
 1631 008d FD 78 C5 00 08          		tst	#0x800, r5
 1632 0092 3B 94 00                		bne	.L188
 1633                             	.L171:
 823:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 824:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_AL1_DRW2D_DRW_IRQ */
 825:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_AL1_DRW2D_DRW_IRQ, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR
 826:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 827:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_al1_handler_isr() */
 1634                             		.loc 1 827 1 view .LVU417
 1635 0095 7E B3                   		pop	r3
 1636 0097 7E B2                   		pop	r2
 1637 0099 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1638 009e E3 12                   		mov.L	r2, [r1]
 1639 00a0 A0 1B                   		mov.L	r3, 4[r1]
 1640 00a2 6F 15                   		popm	r1-r5
 1641 00a4 6F EF                   		popm	r14-r15
 1642 00a6 7F 95                   		rte
 1643                             	.L181:
 776:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1644                             		.loc 1 776 9 is_stmt 1 view .LVU418
 1645 00a8 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1646 00ae 66 02                   		mov.L	#0, r2
 1647 00b0 75 41 65                		mov.L	#0x65, r1
 1648 00b3 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1649                             	.LVL110:
 1650 00b7 38 6A FF                		bra	.L172
 1651                             	.L182:
 783:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1652                             		.loc 1 783 9 view .LVU419
 1653 00ba FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1654 00c0 66 02                   		mov.L	#0, r2
 1655 00c2 75 41 66                		mov.L	#0x66, r1
 1656 00c5 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1657                             	.LVL111:
 1658 00c9 38 68 FF                		bra	.L173
 1659                             	.L183:
 790:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1660                             		.loc 1 790 9 view .LVU420
 1661 00cc FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1662 00d2 66 02                   		mov.L	#0, r2
 1663 00d4 75 41 67                		mov.L	#0x67, r1
 1664 00d7 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1665                             	.LVL112:
 1666 00db 38 66 FF                		bra	.L174
 1667                             	.L184:
 797:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1668                             		.loc 1 797 9 view .LVU421
 1669 00de FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1670 00e4 66 02                   		mov.L	#0, r2
 1671 00e6 75 41 68                		mov.L	#0x68, r1
 1672 00e9 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1673                             	.LVL113:
 1674 00ed 38 64 FF                		bra	.L175
 1675                             	.L185:
 804:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1676                             		.loc 1 804 9 view .LVU422
 1677 00f0 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1678 00f6 66 02                   		mov.L	#0, r2
 1679 00f8 75 41 6A                		mov.L	#0x6a, r1
 1680 00fb 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1681                             	.LVL114:
 1682 00ff 38 63 FF                		bra	.L176
 1683                             	.L186:
 811:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1684                             		.loc 1 811 9 view .LVU423
 1685 0102 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1686 0108 66 02                   		mov.L	#0, r2
 1687 010a 75 41 6B                		mov.L	#0x6b, r1
 1688 010d 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1689                             	.LVL115:
 1690 0111 38 62 FF                		bra	.L177
 1691                             	.L187:
 818:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1692                             		.loc 1 818 9 view .LVU424
 1693 0114 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1694 011a 66 02                   		mov.L	#0, r2
 1695 011c 75 41 69                		mov.L	#0x69, r1
 1696 011f 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1697                             	.LVL116:
 1698 0123 38 61 FF                		bra	.L178
 1699                             	.L188:
 825:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1700                             		.loc 1 825 9 view .LVU425
 1701 0126 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1702 012c 66 02                   		mov.L	#0, r2
 1703 012e 75 41 6C                		mov.L	#0x6c, r1
 1704 0131 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1705                             	.LVL117:
 1706                             		.loc 1 827 1 is_stmt 0 view .LVU426
 1707 0135 38 60 FF                		bra	.L171
 1708                             	.LFE8:
 1710                             		.section	.text.group_ie0_handler_isr,"ax",@progbits
 1712                             	_group_ie0_handler_isr:
 1713                             	.LFB9:
 828:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 829:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 830:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_ie0_handler_isr
 831:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group IE0 interrupts. The way this code works is that for ea
 832:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 833:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 834:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 835:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 836:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 837:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 838:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 839:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_ie0_handler_isr (void)
 840:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 1714                             		.loc 1 840 1 is_stmt 1 view -0
 1715                             		.global	$tableentry$17$.rvectors
 1716                             	$tableentry$17$.rvectors:
 1717                             		; Note: Interrupt Handler
 1718 0000 6E EF                   		pushm	r14-r15
 1719                             	.LCFI20:
 1720 0002 6E 15                   		pushm	r1-r5
 1721                             	.LCFI21:
 1722 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1723 0009 A8 1B                   		mov.L	4[r1], r3
 1724 000b EC 12                   		mov.L	[r1], r2
 1725 000d 7E A2                   		push.l	r2
 1726                             	.LCFI22:
 1727 000f 7E A3                   		push.l	r3
 1728                             	.LCFI23:
 841:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* IE0 IS0 */
 842:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPIE0.BIT.IS0)
 1729                             		.loc 1 842 5 view .LVU428
 1730                             		.loc 1 842 28 is_stmt 0 view .LVU429
 1731 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1732 0016 EE 55 6C 01             		mov.L	1456[r5], r5
 1733                             		.loc 1 842 8 view .LVU430
 1734 001a FD 74 C5 01             		tst	#1, r5
 1735 001e 21 15                   		bne	.L192
 1736                             	.L189:
 843:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 844:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* Clear the interrupt status flag. */
 845:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         ICU.GCRIE0.BIT.CLR0 = 1;
 846:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 847:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_IE0_DPFPU_DPFPUEX */
 848:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_IE0_DPFPU_DPFPUEX, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR
 849:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 850:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_ie0_handler_isr() */
 1737                             		.loc 1 850 1 view .LVU431
 1738 0020 7E B3                   		pop	r3
 1739 0022 7E B2                   		pop	r2
 1740 0024 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1741 0029 E3 12                   		mov.L	r2, [r1]
 1742 002b A0 1B                   		mov.L	r3, 4[r1]
 1743 002d 6F 15                   		popm	r1-r5
 1744 002f 6F EF                   		popm	r14-r15
 1745 0031 7F 95                   		rte
 1746                             	.L192:
 845:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1747                             		.loc 1 845 9 is_stmt 1 view .LVU432
 845:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1748                             		.loc 1 845 29 is_stmt 0 view .LVU433
 1749 0033 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1750 0038 EE 54 6E 01             		mov.L	1464[r5], r4
 1751 003c 78 04                   		bset	#0, r4
 1752 003e EB 54 6E 01             		mov.L	r4, 1464[r5]
 848:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1753                             		.loc 1 848 9 is_stmt 1 view .LVU434
 1754 0042 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1755 0048 66 02                   		mov.L	#0, r2
 1756 004a 75 41 16                		mov.L	#22, r1
 1757 004d 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1758                             	.LVL118:
 1759                             		.loc 1 850 1 is_stmt 0 view .LVU435
 1760 0051 2E CF                   		bra	.L189
 1761                             	.LFE9:
 1763                             		.section	.text.group_be0_handler_isr,"ax",@progbits
 1765                             	_group_be0_handler_isr:
 1766                             	.LFB10:
 851:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 852:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** /**************************************************************************************************
 853:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Function Name: group_be0_handler_isr
 854:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Description  : Interrupt handler for Group BE0 interrupts. The way this code works is that for ea
 855:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                in this group the following will be performed:
 856:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                1) Test to see if an interrupt is requested for this source
 857:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                2) If an interrupt is requested then the registered callback is called (if one is 
 858:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** *                NOTE: The interrupt request flag must be cleared in the peripheral.
 859:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Arguments    : None
 860:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** * Return Value : None
 861:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** ***************************************************************************************************
 862:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** R_BSP_ATTRIB_STATIC_INTERRUPT void group_be0_handler_isr (void)
 863:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** {
 1767                             		.loc 1 863 1 is_stmt 1 view -0
 1768                             		.global	$tableentry$106$.rvectors
 1769                             	$tableentry$106$.rvectors:
 1770                             		; Note: Interrupt Handler
 1771 0000 6E EF                   		pushm	r14-r15
 1772                             	.LCFI24:
 1773 0002 6E 15                   		pushm	r1-r5
 1774                             	.LCFI25:
 1775 0004 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1776 0009 A8 1B                   		mov.L	4[r1], r3
 1777 000b EC 12                   		mov.L	[r1], r2
 1778 000d 7E A2                   		push.l	r2
 1779                             	.LCFI26:
 1780 000f 7E A3                   		push.l	r3
 1781                             	.LCFI27:
 864:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BE0 IS0 */
 865:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBE0.BIT.IS0)
 1782                             		.loc 1 865 5 view .LVU437
 1783                             		.loc 1 865 28 is_stmt 0 view .LVU438
 1784 0011 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1785 0016 EE 55 80 01             		mov.L	1536[r5], r5
 1786                             		.loc 1 865 8 view .LVU439
 1787 001a FD 74 C5 01             		tst	#1, r5
 1788 001e 21 33                   		bne	.L198
 1789                             	.L194:
 866:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 867:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* Clear the interrupt status flag. */
 868:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         ICU.GCRBE0.BIT.CLR0 = 1;
 869:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 870:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BE0_CAN0_ERS0 */
 871:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BE0_CAN0_ERS0, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 872:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 873:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 874:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BE0 IS1 */
 875:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBE0.BIT.IS1)
 1790                             		.loc 1 875 5 is_stmt 1 view .LVU440
 1791                             		.loc 1 875 28 is_stmt 0 view .LVU441
 1792 0020 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1793 0025 EE 55 80 01             		mov.L	1536[r5], r5
 1794                             		.loc 1 875 8 view .LVU442
 1795 0029 FD 74 C5 02             		tst	#2, r5
 1796 002d 21 44                   		bne	.L199
 1797                             	.L195:
 876:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 877:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* Clear the interrupt status flag. */
 878:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         ICU.GCRBE0.BIT.CLR1 = 1;
 879:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 880:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BE0_CAN1_ERS1 */
 881:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BE0_CAN1_ERS1, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 882:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 883:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 884:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     /* BE0 IS2 */
 885:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     if (1 == ICU.GRPBE0.BIT.IS2)
 1798                             		.loc 1 885 5 is_stmt 1 view .LVU443
 1799                             		.loc 1 885 28 is_stmt 0 view .LVU444
 1800 002f FB 5E 00 70 08          		mov.L	#0x87000, r5
 1801 0034 EE 55 80 01             		mov.L	1536[r5], r5
 1802                             		.loc 1 885 8 view .LVU445
 1803 0038 FD 74 C5 04             		tst	#4, r5
 1804 003c 21 55                   		bne	.L200
 1805                             	.L193:
 886:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     {
 887:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* Clear the interrupt status flag. */
 888:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         ICU.GCRBE0.BIT.CLR2 = 1;
 889:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 890:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         /* BSP_INT_SRC_BE0_CAN2_ERS2 */
 891:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****         R_BSP_InterruptControl(BSP_INT_SRC_BE0_CAN2_ERS2, BSP_INT_CMD_CALL_CALLBACK, FIT_NO_PTR);
 892:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 893:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** } /* End of function group_be0_handler_isr() */
 1806                             		.loc 1 893 1 view .LVU446
 1807 003e 7E B3                   		pop	r3
 1808 0040 7E B2                   		pop	r2
 1809 0042 FB 1E 30 14 08          		mov.L	#0x81430, r1
 1810 0047 E3 12                   		mov.L	r2, [r1]
 1811 0049 A0 1B                   		mov.L	r3, 4[r1]
 1812 004b 6F 15                   		popm	r1-r5
 1813 004d 6F EF                   		popm	r14-r15
 1814 004f 7F 95                   		rte
 1815                             	.L198:
 868:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1816                             		.loc 1 868 9 is_stmt 1 view .LVU447
 868:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1817                             		.loc 1 868 29 is_stmt 0 view .LVU448
 1818 0051 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1819 0056 EE 54 A0 01             		mov.L	1664[r5], r4
 1820 005a 78 04                   		bset	#0, r4
 1821 005c EB 54 A0 01             		mov.L	r4, 1664[r5]
 871:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1822                             		.loc 1 871 9 is_stmt 1 view .LVU449
 1823 0060 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1824 0066 66 02                   		mov.L	#0, r2
 1825 0068 75 41 18                		mov.L	#24, r1
 1826 006b 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1827                             	.LVL119:
 1828 006f 2E B1                   		bra	.L194
 1829                             	.L199:
 878:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1830                             		.loc 1 878 9 view .LVU450
 878:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1831                             		.loc 1 878 29 is_stmt 0 view .LVU451
 1832 0071 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1833 0076 EE 54 A0 01             		mov.L	1664[r5], r4
 1834 007a 78 14                   		bset	#1, r4
 1835 007c EB 54 A0 01             		mov.L	r4, 1664[r5]
 881:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1836                             		.loc 1 881 9 is_stmt 1 view .LVU452
 1837 0080 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1838 0086 66 02                   		mov.L	#0, r2
 1839 0088 75 41 19                		mov.L	#25, r1
 1840 008b 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1841                             	.LVL120:
 1842 008f 2E A0                   		bra	.L195
 1843                             	.L200:
 888:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1844                             		.loc 1 888 9 view .LVU453
 888:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c **** 
 1845                             		.loc 1 888 29 is_stmt 0 view .LVU454
 1846 0091 FB 5E 00 70 08          		mov.L	#0x87000, r5
 1847 0096 EE 54 A0 01             		mov.L	1664[r5], r4
 1848 009a 78 24                   		bset	#2, r4
 1849 009c EB 54 A0 01             		mov.L	r4, 1664[r5]
 891:../src/smc_gen/r_bsp/mcu/rx72n/mcu_interrupts.c ****     }
 1850                             		.loc 1 891 9 is_stmt 1 view .LVU455
 1851 00a0 FB 32 00 00 00 10       		mov.L	#0x10000000, r3
 1852 00a6 66 02                   		mov.L	#0, r2
 1853 00a8 75 41 1A                		mov.L	#26, r1
 1854 00ab 05 00 00 00             		bsr	_R_BSP_InterruptControl
 1855                             	.LVL121:
 1856                             		.loc 1 893 1 is_stmt 0 view .LVU456
 1857 00af 2E 8F                   		bra	.L193
 1858                             	.LFE10:
 2180                             	.Letext0:
 2181                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 2182                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 2183                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 2184                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 2185                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 2186                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 2187                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 2188                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 2189                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 2190                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_int
 2191                             		.file 12 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_bsp_int
