// Seed: 2720157599
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  logic [7:0] id_3;
  parameter id_4 = -1'h0;
  assign module_1.id_4 = 0;
  assign id_3[1==1'h0] = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output logic id_5
    , id_13,
    output uwire id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input wire id_10,
    output logic id_11
);
  always @(posedge id_13 == id_7 - id_10)
    if ((1)) begin : LABEL_0
      id_11 = 1;
    end else begin : LABEL_1
      if (-1) begin : LABEL_2
        id_5 = #id_14 1 != -1;
      end
    end
  logic [1 : -1 'b0] id_15;
  wire id_16;
  assign id_6 = -1;
  wire [-1 : 1] id_17;
  always @(posedge 1 or negedge -1) {id_10} -= id_10;
  wire  id_18;
  logic id_19;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  logic id_20;
  ;
  assign id_6 = id_7 * 1;
endmodule
