{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737638270998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737638270998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 10:17:50 2025 " "Processing started: Thu Jan 23 10:17:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737638270998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638270998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_16b -c ula_16b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_16b -c ula_16b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638270998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737638271097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737638271097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file view_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 view_altera-rtl " "Found design unit 1: view_altera-rtl" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275827 ""} { "Info" "ISGN_ENTITY_NAME" "1 view_altera " "Found entity 1: view_altera" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638275827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder16b-Structural " "Found design unit 1: full_adder16b-Structural" {  } { { "full_adder16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275827 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder16b " "Found entity 1: full_adder16b" {  } { { "full_adder16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638275827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_16b-Structural " "Found design unit 1: ula_16b-Structural" {  } { { "ula_16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_16b " "Found entity 1: ula_16b" {  } { { "ula_16b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638275828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder1b-Behavioral " "Found design unit 1: full_adder1b-Behavioral" {  } { { "full_adder1b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275828 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder1b " "Found entity 1: full_adder1b" {  } { { "full_adder1b.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638275828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_component-Behavioral " "Found design unit 1: logic_component-Behavioral" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275829 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_component " "Found entity 1: logic_component" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737638275829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638275829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "view_altera " "Elaborating entity \"view_altera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737638275864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout view_altera.vhd(25) " "Verilog HDL or VHDL warning at view_altera.vhd(25): object \"Cout\" assigned a value but never read" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737638275865 "|view_altera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_16b ula_16b:u_ula " "Elaborating entity \"ula_16b\" for hierarchy \"ula_16b:u_ula\"" {  } { { "view_altera.vhd" "u_ula" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737638275877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_component ula_16b:u_ula\|logic_component:i0 " "Elaborating entity \"logic_component\" for hierarchy \"ula_16b:u_ula\|logic_component:i0\"" {  } { { "ula_16b.vhd" "i0" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737638275877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "select_signal logic_component.vhd(23) " "VHDL Process Statement warning at logic_component.vhd(23): signal \"select_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic_component.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/logic_component.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737638275878 "|ula_16b|logic_component:i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder16b ula_16b:u_ula\|full_adder16b:i1 " "Elaborating entity \"full_adder16b\" for hierarchy \"ula_16b:u_ula\|full_adder16b:i1\"" {  } { { "ula_16b.vhd" "i1" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/ula_16b.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737638275878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1b ula_16b:u_ula\|full_adder16b:i1\|full_adder1b:\\gen_adders:0:adder " "Elaborating entity \"full_adder1b\" for hierarchy \"ula_16b:u_ula\|full_adder16b:i1\|full_adder1b:\\gen_adders:0:adder\"" {  } { { "full_adder16b.vhd" "\\gen_adders:0:adder" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/full_adder16b.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737638275879 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737638276170 "|view_altera|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737638276170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737638276208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737638276524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737638276524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737638276564 "|view_altera|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737638276564 "|view_altera|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737638276564 "|view_altera|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "view_altera.vhd" "" { Text "/home/leema/codeclusterfuck/Logic-Circuits/2.5/ULA/view_altera.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737638276564 "|view_altera|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737638276564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737638276564 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737638276564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737638276564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737638276564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737638276568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 10:17:56 2025 " "Processing ended: Thu Jan 23 10:17:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737638276568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737638276568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737638276568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737638276568 ""}
