Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: ocs.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ocs.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ocs"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : ocs
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v" into library work
Parsing module <vga_clock>.
Analyzing Verilog file "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/display_timings_480p.v" into library work
Parsing module <display_timings_480p>.
Analyzing Verilog file "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" into library work
Parsing module <ocs>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ocs>.

Elaborating module <vga_clock>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=16,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <display_timings_480p>.
WARNING:HDLCompiler:413 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/display_timings_480p.v" Line 51: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/display_timings_480p.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" Line 96: Assignment to sx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" Line 97: Assignment to sy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" Line 104: Assignment to rd_en ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ocs>.
    Related source file is "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v".
WARNING:Xst:647 - Input <cpu_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <as> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" line 93: Output port <sx> of the instance <timings_640x480> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ocs.v" line 93: Output port <sy> of the instance <timings_640x480> is unconnected or connected to loadless signal.
    Register <vga_b> equivalent to <vga_r> has been removed
    Register <vga_g> equivalent to <vga_r> has been removed
    Found 32-bit register for signal <count2>.
    Found 1-bit register for signal <vga_hsync>.
    Found 1-bit register for signal <vga_vsync>.
    Found 6-bit register for signal <vga_r>.
    Found 32-bit register for signal <count1>.
    Found 32-bit adder for signal <count1[31]_GND_1_o_add_1_OUT> created at line 70.
    Found 32-bit adder for signal <count2[31]_GND_1_o_add_4_OUT> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
Unit <ocs> synthesized.

Synthesizing Unit <vga_clock>.
    Related source file is "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/ipcore_dir/vga_clock.v".
    Summary:
	no macro.
Unit <vga_clock> synthesized.

Synthesizing Unit <display_timings_480p>.
    Related source file is "/home/eddie/work/68000/hardware/fpga/amiga_ocs_fpga/display_timings_480p.v".
        HA_END = 639
        HS_STA = 655
        HS_END = 751
        LINE = 799
        VA_END = 479
        VS_STA = 489
        VS_END = 491
        SCREEN = 524
    Found 10-bit register for signal <sy>.
    Found 10-bit register for signal <sx>.
    Found 11-bit adder for signal <n0039[10:0]> created at line 51.
    Found 10-bit adder for signal <sx[9]_GND_5_o_add_11_OUT> created at line 53.
    Found 10-bit comparator lessequal for signal <n0000> created at line 43
    Found 10-bit comparator greater for signal <sx[9]_PWR_5_o_LessThan_2_o> created at line 43
    Found 10-bit comparator lessequal for signal <n0005> created at line 44
    Found 10-bit comparator greater for signal <sy[9]_GND_5_o_LessThan_4_o> created at line 44
    Found 10-bit comparator lessequal for signal <n0010> created at line 45
    Found 10-bit comparator lessequal for signal <n0012> created at line 45
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <display_timings_480p> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 32-bit adder                                          : 2
# Registers                                            : 7
 1-bit register                                        : 2
 10-bit register                                       : 2
 32-bit register                                       : 2
 6-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <display_timings_480p>.
The following registers are absorbed into counter <sx>: 1 register on signal <sx>.
Unit <display_timings_480p> synthesized (advanced).

Synthesizing (advanced) Unit <ocs>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
Unit <ocs> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <count1_25> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_26> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_27> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_28> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_29> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_30> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count1_31> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count2_27> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count2_28> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count2_29> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count2_30> of sequential type is unconnected in block <ocs>.
WARNING:Xst:2677 - Node <count2_31> of sequential type is unconnected in block <ocs>.
INFO:Xst:1901 - Instance vgaclk/pll_base_inst in unit vgaclk/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ocs> ...

Optimizing unit <display_timings_480p> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ocs, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ocs.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 249
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 59
#      LUT2                        : 20
#      LUT3                        : 14
#      LUT4                        : 1
#      LUT5                        : 8
#      LUT6                        : 20
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 80
#      FD                          : 70
#      FDRE                        : 10
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 24
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 22
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              80  out of  18224     0%  
 Number of Slice LUTs:                  126  out of   9112     1%  
    Number used as Logic:               126  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:      46  out of    126    36%  
   Number with an unused LUT:             0  out of    126     0%  
   Number of fully used LUT-FF pairs:    80  out of    126    63%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    186    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vgaclk/pll_base_inst/CLKOUT1       | BUFG                   | 55    |
vgaclk/pll_base_inst/CLKOUT0       | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.469ns (Maximum Frequency: 223.764MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaclk/pll_base_inst/CLKOUT1'
  Clock period: 4.469ns (frequency: 223.764MHz)
  Total number of paths / destination ports: 832 / 65
-------------------------------------------------------------------------
Delay:               4.469ns (Levels of Logic = 3)
  Source:            timings_640x480/sy_9 (FF)
  Destination:       timings_640x480/sy_8 (FF)
  Source Clock:      vgaclk/pll_base_inst/CLKOUT1 rising
  Destination Clock: vgaclk/pll_base_inst/CLKOUT1 rising

  Data Path: timings_640x480/sy_9 to timings_640x480/sy_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.525   1.431  timings_640x480/sy_9 (timings_640x480/sy_9)
     LUT4:I0->O            1   0.254   0.910  timings_640x480/GND_5_o_GND_5_o_equal_9_o<9>_SW3 (N21)
     LUT6:I3->O            1   0.235   0.790  timings_640x480/Mmux_n002991 (timings_640x480/n0029<8>)
     LUT3:I1->O            1   0.250   0.000  timings_640x480/sy_8_dpot (timings_640x480/sy_8_dpot)
     FDRE:D                    0.074          timings_640x480/sy_8
    ----------------------------------------
    Total                      4.469ns (1.338ns logic, 3.131ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaclk/pll_base_inst/CLKOUT0'
  Clock period: 2.491ns (frequency: 401.485MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 26)
  Source:            count1_0 (FF)
  Destination:       count1_24 (FF)
  Source Clock:      vgaclk/pll_base_inst/CLKOUT0 rising
  Destination Clock: vgaclk/pll_base_inst/CLKOUT0 rising

  Data Path: count1_0 to count1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  count1_0 (count1_0)
     INV:I->O              1   0.255   0.000  Mcount_count1_lut<0>_INV_0 (Mcount_count1_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_count1_cy<0> (Mcount_count1_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<1> (Mcount_count1_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<2> (Mcount_count1_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<3> (Mcount_count1_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<4> (Mcount_count1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<5> (Mcount_count1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<6> (Mcount_count1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<7> (Mcount_count1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<8> (Mcount_count1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<9> (Mcount_count1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<10> (Mcount_count1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<11> (Mcount_count1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<12> (Mcount_count1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<13> (Mcount_count1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<14> (Mcount_count1_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<15> (Mcount_count1_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<16> (Mcount_count1_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<17> (Mcount_count1_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<18> (Mcount_count1_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<19> (Mcount_count1_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<20> (Mcount_count1_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<21> (Mcount_count1_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count1_cy<22> (Mcount_count1_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_count1_cy<23> (Mcount_count1_cy<23>)
     XORCY:CI->O           1   0.206   0.000  Mcount_count1_xor<24> (Result<24>)
     FD:D                      0.074          count1_24
    ----------------------------------------
    Total                      2.491ns (1.810ns logic, 0.681ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaclk/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            vga_r_5 (FF)
  Destination:       vga_r<5> (PAD)
  Source Clock:      vgaclk/pll_base_inst/CLKOUT1 rising

  Data Path: vga_r_5 to vga_r<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  vga_r_5 (vga_r_5)
     OBUF:I->O                 2.912          vga_r_5_OBUF (vga_r<5>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaclk/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            count1_24 (FF)
  Destination:       led_1 (PAD)
  Source Clock:      vgaclk/pll_base_inst/CLKOUT0 rising

  Data Path: count1_24 to led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  count1_24 (count1_24)
     OBUF:I->O                 2.912          led_1_OBUF (led_1)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock vgaclk/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
vgaclk/pll_base_inst/CLKOUT0|    2.491|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vgaclk/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
vgaclk/pll_base_inst/CLKOUT1|    4.469|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.80 secs
 
--> 


Total memory usage is 380656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    3 (   0 filtered)

