{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622285494935 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1622285494935 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memtest_deca 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"memtest_deca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622285494946 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622285495002 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1622285495002 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 66 -1 0 } } { "" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1622285495080 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 66 -1 0 } } { "" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622285495080 ""}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_MISMATCH" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_100.mif pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The contents of the scan chain Memory Initialization File /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_100.mif for PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" do not match the initial state of the scan chain for the PLL" { { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "M Counter High Count " "The value for the M Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 5 " "The value in the parameter value source scan chain initialization file: 5" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 6 " "The value in the parameter value source PLL node: 6" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "M Counter Low Count " "The value for the M Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 5 " "The value in the parameter value source scan chain initialization file: 5" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 6 " "The value in the parameter value source PLL node: 6" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk0 Counter Odd Division " "The value for the clk0 Counter Odd Division parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file Odd Division " "The value in the parameter value source scan chain initialization file: Odd Division" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node Even Division " "The value in the parameter value source PLL node: Even Division" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk0 Counter Low Count " "The value for the clk0 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 2 " "The value in the parameter value source scan chain initialization file: 2" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 3 " "The value in the parameter value source PLL node: 3" {  } {  } 0 15079 "The value in the parameter value source %1!s!: %2!s!" 0 0 "Design Software" 0 -1 1622285495083 ""}  } {  } 0 15076 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "Design Software" 0 -1 1622285495083 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 66 -1 0 } } { "" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15075 "The contents of the scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" do not match the initial state of the scan chain for the PLL" 0 0 "Fitter" 0 -1 1622285495083 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 27 50 0 0 " "Implementing clock multiplication of 27, clock division of 50, and phase shift of 0 degrees (0 ps) for vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1622285495085 ""}  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622285495085 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622285495292 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622285495298 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622285495380 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622285495386 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622285495386 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1622285495387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1622285495387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1622285495387 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1622285495387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622285495389 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622285495585 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 59 " "No exact pin location assignment(s) for 5 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1622285495790 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input ports of the PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and the PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ARESET " "PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1622285495800 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 SCANDATA " "PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port SCANDATA" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1622285495800 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 SCANCLK " "PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1622285495800 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 SCANCLKENA " "PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLKENA" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1622285495800 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CONFIGUPDATE " "PLL vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|pll1 and PLL pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port CONFIGUPDATE" {  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1622285495800 ""}  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1622285495800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1622285496549 ""}
{ "Info" "ISTA_SDC_FOUND" "memtest_deca.sdc " "Reading SDC File: 'memtest_deca.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1622285496552 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1622285496561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vid_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name \{vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vid_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name \{vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1622285496561 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1622285496561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1622285496562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "memtest_deca.sdc 4 *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk clock " "Ignored filter at memtest_deca.sdc(4): *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk could not be matched with a clock" {  } { { "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1622285496562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups memtest_deca.sdc 4 Argument -group with value \[get_clocks \{ *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements " "Ignored set_clock_groups at memtest_deca.sdc(4): Argument -group with value \[get_clocks \{ *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *\|vpll\|vpll_inst\|altera_pll_i\|*\[*\].*\|divclk\}\]" {  } { { "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1622285496563 ""}  } { { "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1622285496563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622285496563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622285496583 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1622285496584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1622285496584 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1622285496584 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1622285496585 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   clock_50_i " "   1.000   clock_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   0.500 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       pos\[0\] " "   1.000       pos\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.851 vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   1.851 vid_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1622285496585 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1622285496585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clock_50_i~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622285496734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pos\[3\] " "Destination node pos\[3\]" {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 294 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622285496734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pos\[2\] " "Destination node pos\[2\]" {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 294 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622285496734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pos\[1\] " "Destination node pos\[1\]" {  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 294 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622285496734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622285496734 ""}  } { { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 3125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622285496734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622285496734 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622285496734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vid_pll:vid_pll\|altpll:altpll_component\|vid_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622285496734 ""}  } { { "db/vid_pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622285496734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622285497357 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622285497360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622285497361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622285497365 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622285497387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622285497388 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622285497394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622285497394 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622285497396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622285497962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1622285497966 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1622285497966 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1622285497966 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622285497966 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1622285497978 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1622285497978 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622285497978 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 15 33 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 38 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 38 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1622285497980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1622285497980 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622285497980 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ps2_mouse_clk_io~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ps2_mouse_clk_io~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "/home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd" 165 0 0 } } { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 196 0 0 } } { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 62 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1622285498031 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQMH " "Node \"DRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622285498246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622285498246 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1622285498246 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622285498246 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622285498253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622285500291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622285500809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622285500851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622285505403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622285505403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622285506288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622285509177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622285509177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622285513232 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622285513232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622285513234 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622285513500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622285513519 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1622285513520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622285514710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622285514711 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1622285514711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622285515812 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622285516699 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622285517113 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ps2_mouse_data_io } } } { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622285517123 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently enabled " "Pin ps2_mouse_clk_io has a permanently enabled output enable" {  } { { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jordi/bin/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "memtest_deca.sv" "" { Text "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1622285517123 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1622285517123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.fit.smsg " "Generated suppressed messages file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622285517273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1376 " "Peak virtual memory: 1376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622285517821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 12:51:57 2021 " "Processing ended: Sat May 29 12:51:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622285517821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622285517821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622285517821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622285517821 ""}
