INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-Verilog/scheduler_hls.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_hls
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-Verilog/scheduler_hls_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_hls_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vivado_simulations/Scheduler_FSM/Scheduler_FSM_total/Simple_Scheduler_FSM/Simple_Scheduler_FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
