Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Apr  2 16:19:14 2019
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file xadctodacC_control_sets_placed.rpt
| Design       : xadctodacC
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    16 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              33 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                       |                      |                2 |              4 |
|  clk_IBUF_BUFG | slwclk_reg[4]_i_1_n_0 | DAC_reg1[15]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                       | clk_reg[15]_i_1_n_0  |                4 |             15 |
|  clk_IBUF_BUFG | myadc/drdy_out        |                      |                2 |             16 |
|  clk_IBUF_BUFG | slwclk_reg[4]_i_1_n_0 |                      |                5 |             17 |
+----------------+-----------------------+----------------------+------------------+----------------+


