<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_udma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_udma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__udma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_udma.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_UDMA_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_UDMA_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the UDMA register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab42eaf84108205bf7ddbe4e1f1eb3943">   46</a></span>&#160;<span class="preprocessor">#define UDMA_STAT               0x400FF000  // DMA status The STAT register </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// returns the status of the uDMA </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// controller. This register cannot </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// be read when the uDMA controller </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// is in the reset state. </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4319542243c34e0b6c8c428978eb43f9">   51</a></span>&#160;<span class="preprocessor">#define UDMA_CFG                0x400FF004  // DMA configuration The CFG </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// register controls the </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// configuration of the uDMA </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// controller. </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adaa31653cc45c57d88b97a67c25ca7ab">   55</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE            0x400FF008  // DMA channel control base </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// pointer The CTLBASE register </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// must be configured so that the </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// base pointer points to a </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// location in system memory. The </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// amount of system memory that </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// must be assigned to the uDMA </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// controller depends on the number </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// of uDMA channels used and </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// whether the alternate channel </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// control data structure is used. </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// See Section 10.2.5 for details </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// about the Channel Control Table. </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// The base address must be aligned </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// on a 1024-byte boundary. This </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// register cannot be read when the </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// uDMA controller is in the reset </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// state. </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af548a1ff8481f3f9c2ca6251f9f7ea1b">   73</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE            0x400FF00C  // DMA alternate channel control </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// base pointer The ALTBASE </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// register returns the base </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// address of the alternate channel </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// control data. This register </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// removes the necessity for </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// application software to </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// calculate the base address of </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// the alternate channel control </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// structures. This register cannot </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// be read when the uDMA controller </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// is in the reset state. </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#add98ce1c0111d74ddcbe2f2dfebca7b2">   85</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT           0x400FF010  // DMA channel wait-on-request </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// status This read-only register </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// indicates that the uDMA channel </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// is waiting on a request. A </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// peripheral can hold off the uDMA </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// from performing a single request </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// until the peripheral is ready </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// for a burst request to enhance </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// the uDMA performance. The use of </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// this feature is dependent on the </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// design of the peripheral and is </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// not controllable by software in </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// any way. This register cannot be </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// read when the uDMA controller is </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// in the reset state. </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a72e58ae4b094a0d2c375aa71ff828505">  100</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ              0x400FF014  // DMA channel software request </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Each bit of the SWREQ register </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// generates a request for the </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// specified uDMA channel. </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a93b7ff36ae2aa59087166fc2445a5f86">  106</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET        0x400FF018  // DMA channel useburst set Each </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// bit of the USEBURSTSET register </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// disables the channel single </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// request input from generating </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// requests, configuring the </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// channel to only accept burst </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// requests. Reading the register </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// returns the status of USEBURST. </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// If the amount of data to </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// transfer is a multiple of the </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// arbitration (burst) size, the </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// corresponding SET[n] bit is </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// cleared after completing the </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// final transfer. If there are </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// fewer items remaining to </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// transfer than the arbitration </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// (burst) size, the uDMA </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// controller automatically clears </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// the corresponding SET[n] bit, </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// allowing the remaining items to </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// transfer using single requests. </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// To resume transfers using burst </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// requests, the corresponding bit </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// must be set again. A bit must </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// not be set if the corresponding </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// peripheral does not support the </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// burst request model. </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a54570c67d2b37e5750c87393663d19e8">  135</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR        0x400FF01C  // DMA channel useburst clear Each </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// bit of the USEBURSTCLR register </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// bit in the USEBURSTSET register. </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abefbeb3ff10b0d9388631bd4b0f4fae5">  141</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET         0x400FF020  // DMA channel request mask set </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// Each bit of the REQMASKSET </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// register represents the </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// corresponding uDMA channel. </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// Setting a bit disables uDMA </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// requests for the channel. </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// Reading the register returns the </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// request mask status. When a uDMA </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// channel request is masked, that </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// means the peripheral can no </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// longer request uDMA transfers. </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// The channel can then be used for </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// software-initiated transfers. </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9bf39ed430bce60aff19ce8115120751">  154</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR         0x400FF024  // DMA channel request mask clear </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Each bit of the REQMASKCLR </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// register represents the </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// corresponding uDMA channel. </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// Setting a bit clears the </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// corresponding SET[n] bit in the </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// REQMASKSET register. </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a864bbe5457eab3890f39e838dd0faebc">  161</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET             0x400FF028  // DMA channel enable set Each bit </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// of the ENASET register </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// enables the corresponding uDMA </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// channel. Reading the register </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// returns the enable status of the </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// channels. If a channel is </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// enabled but the request mask is </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// set (REQMASKSET), then the </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// channel can be used for </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// software-initiated transfers. </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad6083ee9273019db8454bc298c3673e0">  173</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR             0x400FF02C  // DMA channel enable clear Each </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// bit of the ENACLR register </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// bit in the ENASET register. </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa94840220d20a5befb242b02ad5c5faf">  179</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET             0x400FF030  // DMA channel primary alternate </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// set Each bit of the ALTSET </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// register represents the </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// corresponding uDMA channel. </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// Setting a bit configures the </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// uDMA channel to use the </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// alternate control data </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// structure. Reading the register </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// returns the status of which </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// control data structure is in use </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// for the corresponding uDMA </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// channel. </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a297a23ad50e4111b1fbd0690c4c4a1c2">  191</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR             0x400FF034  // DMA channel primary alternate </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// clear Each bit of the ALTCLR </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// register represents the </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// corresponding uDMA channel. </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// Setting a bit clears the </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// corresponding SET[n] bit in the </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// ALTSET register. </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a616a171071e25adf3b2ffb37b3c4e31b">  198</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET            0x400FF038  // DMA channel priority set Each </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// bit of the PRIOSET register </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// configures the uDMA channel to </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// have a high priority level. </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// Reading the register returns the </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// status of the channel priority </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="comment">// mask. </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4551274bc3f8c607d10e7407030a043d">  207</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR            0x400FF03C  // DMA channel priority clear Each </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                            <span class="comment">// bit of the DMAPRIOCLR register </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// bit in the PRIOSET register. </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1faac050767fa7399b52d21ecbeace7b">  213</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR             0x400FF04C  // DMA bus error clear The ERRCLR </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// register is used to read and </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// clear the uDMA bus error status. </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// The error status is set if the </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// uDMA controller encountered a </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// bus error while performing a </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// transfer. If a bus error occurs </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// on a channel, that channel is </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// automatically disabled by the </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                            <span class="comment">// uDMA controller. The other </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                            <span class="comment">// channels are unaffected. </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3c99c817c1f9e0a5863b590a443d6970">  224</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN             0x400FF500  // DMA channel assignment Each bit </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// of the CHASGN register </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// uDMA channel. Setting a bit </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// selects the secondary channel </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// assignment as specified in the </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// section &quot;Channel Assignments&quot; </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa31e0f4a3bf036bb6350e642dc10e7bb">  231</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS               0x400FF504  // DMA channel interrupt status </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// Each bit of the CHIS register </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// represents the corresponding </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// uDMA channel. A bit is set when </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// that uDMA channel causes a </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// completion interrupt. The bits </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// are cleared by writing 1. </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab9541afa3b9eddbc3767c47f76f295ab">  238</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0             0x400FF510  // DMA channel map select 0 Each </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// 4-bit field of the CHMAP0 </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="comment">// register configures the uDMA </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="comment">// channel assignment as specified </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                            <span class="comment">// in the uDMA channel assignment </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// table in the &quot;Channel </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// Assignments&quot; section. </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a12d61d2a37cd43e5605cf84a711b2d8c">  245</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1             0x400FF514  // DMA channel map select 1 Each </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// 4-bit field of the CHMAP1 </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// register configures the uDMA </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// channel assignment as specified </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// in the uDMA channel assignment </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// table in the &quot;Channel </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// Assignments&quot; section. </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a73a8e67e9254d976dad62d4f09bacb07">  252</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2             0x400FF518  // DMA channel map select 2 Each </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                            <span class="comment">// 4-bit field of the CHMAP2 </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                            <span class="comment">// register configures the uDMA </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                            <span class="comment">// channel assignment as specified </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            <span class="comment">// in the uDMA channel assignment </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            <span class="comment">// table in the &quot;Channel </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// Assignments&quot; section. </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abdf0a536c97e2a18bb66d39b09a70fa4">  259</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3             0x400FF51C  // DMA channel map select 3 Each </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// 4-bit field of the CHMAP3 </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                            <span class="comment">// register configures the uDMA </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// channel assignment as specified </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// in the uDMA channel assignment </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// table in the &quot;Channel </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                            <span class="comment">// Assignments&quot; section. </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afe401a25f6a209df79acae2a50a5d25e">  273</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA channels minus 1 </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// This field contains a value </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// equal to the number of uDMA </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// channels the uDMA controller is </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// configured to use, minus one. </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// The value of 0x1F corresponds to </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// 32 uDMA channels. </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a67a4666641a87922620683775284e864">  280</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7a1f16002d0b1ed812539ef387b43943">  281</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  // Control state machine status </span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            <span class="comment">// This field shows the current </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="comment">// status of the control </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                            <span class="comment">// state-machine. Status can be one </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                            <span class="comment">// of the following: 0x0: Idle 0x1: </span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                            <span class="comment">// Reading channel controller data </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// 0x2: Reading source end pointer </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// 0x3: Reading destination end </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// pointer 0x4: Reading source data </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// 0x5: Writing destination data </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// 0x6: Waiting for uDMA request to </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// clear 0x7: Writing channel </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <span class="comment">// controller data 0x8: Stalled </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                            <span class="comment">// 0x9: Done 0xA-0xF: Undefined </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae04e8a78fc078063592811e277bb82a1">  295</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_S       4</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a804bfa8605db46052696401c1541467b">  296</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  // Master enable status 0: The </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                            <span class="comment">// uDMA controller is disabled. 1: </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                            <span class="comment">// The uDMA controller is enabled. </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a833ef5ed35c525ecd0d6d56c186f8104">  299</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN_M      0x00000001</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2e8547fe26b149fb5e6bcb7da0011414">  300</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN_S      0</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afd62e359f3db2c3d56285d06390f77d7">  306</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  // Controller master enable 0: </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// Disables the uDMA controller. 1: </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                            <span class="comment">// Enables the uDMA controller. </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aeb395e922962001effba33157ea8c5c9">  309</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN_M       0x00000001</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ccb1ffb95cfac5cb43f28a4cf406f56">  310</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN_S       0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a588d8ef1269d8529b846d027d19905ed">  316</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel control base address </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// This field contains the pointer </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// to the base address of the </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                            <span class="comment">// channel control table. The base </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                            <span class="comment">// address must be 1024-byte </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                            <span class="comment">// alligned. </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac3fe6ea9c07d5febfdfac0dbbd3cedba">  322</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac5717b5346ea42dc185631061a8ad7d3">  328</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate channel address </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// pointer This field provides the </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// base address of the alternate </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// channel control structures. </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac6c25dd9228ca172c82822096afe4318">  332</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// UDMA_WAITSTAT register.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2ece8cc098b2dc4049fdaf51a0f9257f">  339</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] wait status These </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// bits provide the tchannel </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                            <span class="comment">// wait-on-request status. Bit 0 </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// corresponds to channel 0. 1: The </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// corresponding channel is waiting </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// on a request. 0: The </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// corresponding channel is not </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// waiting on a request. </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1950c28b77b808bedf6e05db414d9ed2">  347</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_S 0</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a72f7d0abacd922e0530d9e29025e7c9a">  353</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_SWREQ_M      0xFFFFFFFF  // Channel [n] software request </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// These bits generate software </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="comment">// requests. Bit 0 corresponds to </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// channel 0. 1: Generate a </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                            <span class="comment">// software request for the </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                            <span class="comment">// corresponding channel 0: No </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// request generated These bits are </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// automatically cleared when the </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// software request has been </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// completed. </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9d3dfb9c98087a24cf41d9ff056da9a7">  363</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_SWREQ_S      0</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// UDMA_USEBURSTSET register.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a887c24e26a89f7f02defd44761756c97">  370</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] useburst set 0: </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// uDMA channel [n] responds to </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                                            <span class="comment">// single or burst requests. 1: </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// uDMA channel [n] responds only </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// to burst requests. Bit 0 </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                            <span class="comment">// corresponds to channel 0. This </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// bit is automatically cleared as </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                            <span class="comment">// described above. A bit can also </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                                            <span class="comment">// be manually cleared by setting </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                            <span class="comment">// the corresponding CLR[n] bit in </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                            <span class="comment">// the DMAUSEBURSTCLR register. </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aeded88eafeff95c4d2351dc71fe55671">  381</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET_S  0</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// UDMA_USEBURSTCLR register.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adb14084113207f0a6bb9d8eb5c6af614">  388</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] useburst clear 0: </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                            <span class="comment">// No effect 1: Setting a bit </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                            <span class="comment">// bit in the DMAUSEBURSTSET </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                            <span class="comment">// register meaning that uDMA </span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <span class="comment">// channel [n] responds to single </span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// and burst requests. </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3851ee09c5407c1356ce1e5c52081c92">  395</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_S  0</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// UDMA_REQMASKSET register.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0b3a0e894a953db29fba28d2d9db7b33">  402</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] request mask set 0: </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                            <span class="comment">// The peripheral associated with </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                            <span class="comment">// channel [n] is enabled to </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="comment">// request uDMA transfers 1: The </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                            <span class="comment">// peripheral associated with </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// channel [n] is not able to </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                            <span class="comment">// request uDMA transfers. Channel </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// [n] may be used for </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// software-initiated transfers. </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                            <span class="comment">// Bit 0 corresponds to channel 0. </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                            <span class="comment">// A bit can only be cleared by </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                            <span class="comment">// setting the corresponding CLR[n] </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                            <span class="comment">// bit in the DMAREQMASKCLR </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                            <span class="comment">// register. </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac220963e0e1c75db63ba2aefac9080cf">  416</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET_S   0</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// UDMA_REQMASKCLR register.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ae972664903127a5115ccaf72745eea">  423</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] request mask clear </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                            <span class="comment">// 0: No effect 1: Setting a bit </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                            <span class="comment">// bit in the DMAREQMASKSET </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                            <span class="comment">// register meaning that the </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                            <span class="comment">// peripheral associated with </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                            <span class="comment">// channel [n] is enabled to </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                            <span class="comment">// request uDMA transfers. </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad958f7390e9bac77c1f92305b30f1c9d">  431</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR_S   0</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a16c77d9717eb0f77a01d764b6b086e5f">  437</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] enable set 0: uDMA </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                            <span class="comment">// channel [n] is disabled 1: uDMA </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                            <span class="comment">// channel [n] is enabled Bit 0 </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                            <span class="comment">// corresponds to channel 0. A bit </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                            <span class="comment">// can only be cleared by setting </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                                            <span class="comment">// the corresponding CLR[n] bit in </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                            <span class="comment">// the DMAENACLR register. </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac69fb5b13c8ca72acd7b4001aee1116b">  444</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET_S       0</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa9298722d5937adbe01bba88d423e7b8">  450</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Channel [n] enable clear 0: No </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            <span class="comment">// effect 1: Setting a bit clears </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                            <span class="comment">// the corresponding SET[n] bit in </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                            <span class="comment">// the DMAENASET register meaning </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                            <span class="comment">// that channel [n] is disabled for </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                            <span class="comment">// uDMA transfers. Note: The </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                            <span class="comment">// controller disables a channel </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                            <span class="comment">// when it completes the uDMA </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                            <span class="comment">// cycle. </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a08d96fe9f58e0de2b3848a8c4bfc95aa">  459</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR_S       0</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa51d02053f29efc4dbc766c6680e144b">  465</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] alternate set 0: </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                            <span class="comment">// uDMA channel [n] is using the </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                            <span class="comment">// primary control structure 1: </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// uDMA channel [n] is using the </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                            <span class="comment">// alternate control structure Bit </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                            <span class="comment">// 0 corresponds to channel 0. A </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                            <span class="comment">// bit can only be cleared by </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                                            <span class="comment">// setting the corresponding CLR[n] </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// bit in the DMAALTCLR register. </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                            <span class="comment">// Note: For Ping-Pong and </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                            <span class="comment">// Scatter-Gather cycle types, the </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            <span class="comment">// uDMA controller automatically </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                            <span class="comment">// sets these bits to select the </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// alternate channel control data </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                            <span class="comment">// structure. </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7a75b31343533b678d75058db481d771">  480</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET_S       0</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a17716b560317ca25ef62a027b48014ce">  486</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] alternate clear 0: </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                            <span class="comment">// No effect 1: Setting a bit </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                            <span class="comment">// bit in the DMAALTSET register </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                            <span class="comment">// meaning that channel [n] is </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                            <span class="comment">// using the primary control </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                            <span class="comment">// structure. Note: For Ping-Pong </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                            <span class="comment">// and Scatter-Gather cycle types, </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                            <span class="comment">// the uDMA controller </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                            <span class="comment">// automatically sets these bits to </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                            <span class="comment">// select the alternate channel </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                            <span class="comment">// control data structure. </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3827a43c36343a1e969f0233559c9cc5">  498</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR_S       0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a26049dc94132b816d5157867e43e694e">  504</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] priority set 0: </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                            <span class="comment">// uDMA channel [n] is using the </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                            <span class="comment">// default priority level 1: uDMA </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                            <span class="comment">// channel [n] is using a high </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                            <span class="comment">// priority level Bit 0 corresponds </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                            <span class="comment">// to channel 0. A bit can only be </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// cleared by setting the </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                            <span class="comment">// corresponding CLR[n] bit in the </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                            <span class="comment">// DMAPRIOCLR register. </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af757544bffdcba053e910fb03cd72d3a">  513</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET_S      0</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9e8ad4a7d0462e4954ee1c87c82b08cf">  519</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] priority clear 0: </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                            <span class="comment">// No effect 1: Setting a bit </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                                            <span class="comment">// clears the corresponding SET[n] </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                                            <span class="comment">// bit in the DMAPRIOSET register </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                            <span class="comment">// meaning that channel [n] is </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                            <span class="comment">// using the default priority </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                            <span class="comment">// level. </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a98e918a9696b5f040edbb963d0f1d9a3">  526</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR_S      0</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a09f42275a0f9b8884d40917d3216ca20">  532</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA bus error status 0: No bus </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                            <span class="comment">// error is pending 1: A bus error </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                            <span class="comment">// is pending This bit is cleared </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                            <span class="comment">// by writing 1 to it. </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac0383385d114fb8157816d93b2e89f7b">  536</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR_M    0x00000001</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af96badff8d93f92e46e5d63278cf273d">  537</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR_S    0</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ae9717e41dbeee5973bae0b6c7cb642">  543</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_CHASGN_M    0xFFFFFFFF  // Channel [n] assignment select </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                            <span class="comment">// 0: Use the primary channel </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                                            <span class="comment">// assignment 1: Use the secondary </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                                            <span class="comment">// channel assignment </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad83f0fb14421806e4028fc64402f6b40">  547</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_CHASGN_S    0</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHIS register.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7f14d996bb4aa638720d4059713196a0">  553</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_CHIS_M        0xFFFFFFFF  // Channel [n] interrupt status 0: </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                            <span class="comment">// The corresponding uDMA channel </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                            <span class="comment">// has not caused an interrupt. 1: </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                            <span class="comment">// The corresponding uDMA channel </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                            <span class="comment">// has caused an interrupt. This </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                                            <span class="comment">// bit is cleared by writing 1 to </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// it. </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ada51891223fe074ec541320235bfbe3f">  560</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_CHIS_S        0</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4a8cde9bf2c6765dfd71c42cb9cb07ab">  566</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA channel 7 source select </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a08573c89ae2943471a570aec4bb48812">  570</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aab91a84b14b1575337670d79058659d2">  571</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA channel 6 source select </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4cfc000bd33eb0ec4a3951324496face">  575</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a792f82830fe1063bf1f4b8551efcc2f4">  576</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA channel 5 source select </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1cdc13732c6b6df6ac21f16081824fdc">  580</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afb6de16e010a0dcf86adad693ca0c2e6">  581</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA channel 4 source select </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a47b94869734a9588b6ce1e4e12183b1b">  585</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4c6e6c72094e5ba47478827edacfad1c">  586</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA channel 3 source select </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a571bc9a9295724edcbbbdc660ac53b49">  590</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5d4d38fa028aa4dcc4566e99065d2174">  591</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA channel 2 source select </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae7c0d2d612342e2546a0bc875215e1be">  595</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3d9b70b27a8c75065441bc6518b2f0cc">  596</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA channel 1 source select </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ada2cb092219bbeea70185636ddb11d0a">  600</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae13eff2408cc22ae32b54348f0b8cbe6">  601</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA channel 0 source select </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4562772ca2f05b2ae6fe55ac9ae10d92">  605</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2db8976047db2c7d038f43b33c5bad9c">  611</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA channel 15 source select </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a09518efd2228667675c6ae8f6728f84f">  615</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa4f0891a5cd74a058ee7407a37cccd73">  616</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA channel 14 source select </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5adad68644752bf7d668bbfbd1bf3420">  620</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac619e46e46fcb4d319191704ab6a6f32">  621</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA channel 13 source select </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a31d738e352e2ca9e2658f912c08b93d7">  625</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa9e8da2e51a768b9eb3b7fab4ac93d38">  626</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA channel 12 source select </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aacfd2272a4eac20d7f53a693e07919e1">  630</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaacd28975abf4d998afc521a9c0cc8af">  631</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA channel 11 source select </span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a873da43d83cc9a85bc8e42efaf79fdcc">  635</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#addb5aabf1a9593c0f2407e2fc99efbdb">  636</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA channel 10 source select </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ffc51d2bcaeccea99eb93691c88532d">  640</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7023418e2b1d138a86fa3c6660b7e8e5">  641</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA channel 9 source select </span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6f22974a57b762e774faa7600ec52d74">  645</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa1d261cc6eaff83fdf87a246311ff3c9">  646</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA channel 8 source select </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad504c08f9b1cc382dd6e46024da21a63">  650</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a26d9b4b07dc77a89a6a4e835381170e5">  656</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA channel 23 source select </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad6c1666030ea5b9085483a07257919ff">  660</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae06c4781f221a01365961be8a47e8910">  661</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA channel 22 source select </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5345f805e1aa700e48714ac5a5c8e82d">  665</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7df012cb48586d1a2ddbba1392d9441b">  666</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA channel 21 source select </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abc1da1aeb03ad4f4bf23d8dc9b695215">  670</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a943306ac1654b7fa4855b5bb22793a4b">  671</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA channel 20 source select </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af8b6648dce3c7746b17265244471de6c">  675</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9a7a087b9c20895f766f6c84d5dedfe3">  676</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA channel 19 source select </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae156362a66480a5a6705fdf2a89f1b4c">  680</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a439eb86464cc8733e4210afd06dcdf0e">  681</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA channel 18 source select </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a54141b5561ec4967661f7f7b8c6504e3">  685</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0edb0ed6353316755fac3020d4564798">  686</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA channel 17 source select </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a59dcd5705d3148eb94377987ae284eaf">  690</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7a78dc6a43202d26a1b412298ffcb0f6">  691</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA channel 16 source select </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a88e86e91ffe86dda47ea290253eae635">  695</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0906048cb618218f876e5d7900b3e0a9">  701</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA channel 31 source select </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a596eb22e46856d01123859c5996ab5a0">  705</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aca33df4483b0c8c4231bcf5a9cd20710">  706</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA channel 30 source select </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a59d7aca08f7f812f91804d102e526c60">  710</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2690debf27bd2ffe6f634d677ffea970">  711</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA channel 29 source select </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad1ec01dcddbe91d5f8c581616a7a62f2">  715</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a1a74cf9e4f070b96879a0bdae13e89f9">  716</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA channel 28 source select </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a57f5d2e358aafe67ce171dac0bafd78b">  720</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7ce9cbecc89837ca9b000edcade3ec31">  721</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA channel 27 source select </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5900ebc7b7deb79af1c13f97650ca9fb">  725</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af2abef0d7ce56aaf867eaa507f212f64">  726</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA channel 26 source select </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#adc546abd99c431d533c1e50c82b9d907">  730</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa6b4384022abf13d2a8fbd08fb94938f">  731</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA channel 25 source select </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a33b3f495d1816f016c4419afd6524854">  735</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae827c11e8e19f53282d0520a520c6559">  736</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA channel 24 source select </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                            <span class="comment">// See section titled &quot;Channel </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                            <span class="comment">// Assignments&quot; in Micro Direct </span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                            <span class="comment">// Memory Access chapter. </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af75a7bbbb844bb4b0e9b2fe9c9edb0b9">  740</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#endif // __HW_UDMA_H__</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:10 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
