	component ThresADC is
		port (
			clk_clk                         : in  std_logic                    := 'X'; -- clk
			modular_adc_0_threshold_valid   : out std_logic;                           -- valid
			modular_adc_0_threshold_channel : out std_logic_vector(4 downto 0);        -- channel
			modular_adc_0_threshold_data    : out std_logic;                           -- data
			reset_reset_n                   : in  std_logic                    := 'X'  -- reset_n
		);
	end component ThresADC;

