---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am currently a doctoral student in the [School of Integrated Circuits](https://www.ime.tsinghua.edu.cn/index.htm), Tsinghua University (SIC THU, æ¸…åå¤§å­¦é›†æˆç”µè·¯å­¦é™¢).

My research interest includes computer architecture, and hardware accelerator of post-quantum cryptography (PQC) and fully homomorphic encryption (FHE). I have published some papers at IEEE conferences and journals <a href='https://scholar.google.com/citations?user=CryOyUsAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>.
<!-- with total <a href='https://scholar.google.com/citations?user=CryOyUsAAAAJ'>google scholar citations <strong><span id='total_cit'>260000+</span></strong></a> (You can also use google scholar badge <a href='https://scholar.google.com/citations?user=CryOyUsAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>). -->


<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
<span id="busuanzi_container_site_pv">This page has been visited <span id="busuanzi_value_site_pv"></span> times.</span>


<span class='anchor' id='-news'></span>

# ğŸ”¥ News
<!-- - *2023.02.10*: &nbsp;ğŸ‰ğŸ‰ Start school.  -->
- *2023.08.15*: &nbsp;ğŸ‰ One paper accepted by IEEE TCAS-I, about enabling mixed radix-2/4 NTT in the hardware implementation of CRYSTALS-Kyber PQC by a novel memory access pattern.
- *2023.08.07*: &nbsp;ğŸ› ï¸ Start school.
- *2023.06.26*: &nbsp; Doctoral Practice at IIISCT, Xi'an, China.
- *2023.02.15*: &nbsp; Teaching assistant of microprocessor principle and design.
- *2023.02.10*: &nbsp;ğŸ› ï¸ Start school.


<span class='anchor' id='-publications'></span>

# ğŸ“ Publications 


<!-- <div class='paper-box'><div class='paper-box-image'><div><div class="badge">CVPR 2016</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[Deep Residual Learning for Image Recognition](https://openaccess.thecvf.com/content_cvpr_2016/papers/He_Deep_Residual_Learning_CVPR_2016_paper.pdf)

**Kaiming He**, Xiangyu Zhang, Shaoqing Ren, Jian Sun

[**Project**](https://scholar.google.com/citations?view_op=view_citation&hl=zh-CN&user=DhtAFkwAAAAJ&citation_for_view=DhtAFkwAAAAJ:ALROH1vI_8AC) <strong><span class='show_paper_citations' data='CryOyUsAAAAJ:d1gkVwhDpl0C'></span></strong>
- Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
</div>
</div> -->


<!-- ## 1. Hardware accelerator of post-quantum cryptography (PQC) -->

- `[J] IEEE TCAS-II` **W. Guo**, S. Li and L. Kong, ["An Efficient Implementation of KYBER,"](https://ieeexplore.ieee.org/document/9509281) in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 3, pp. 1562-1566, March 2022, doi: 10.1109/TCSII.2021.3103184. 
  
- `[C] IEEE ISCAS` **W. Guo** and S. Li, ["Area-Efficient Modular Reduction Structure and Memory Access Scheme for NTT,"](https://ieeexplore.ieee.org/document/9401571) 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401571.

<!-- ## 2. Basic circuit components -->

- `[J] IEEE TVLSI` **W. Guo** and S. Li, ["Fast Binary Counters and Compressors Generated by Sorting Network,"](https://ieeexplore.ieee.org/document/9388166) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 6, pp. 1220-1230, June 2021, doi: 10.1109/TVLSI.2021.3067010.


<span class='anchor' id='-projects'></span>

# ğŸ› ï¸ Projects
- RISC-V processor with RV64I instruction set, tape-out with TSMC 110nm process, support [RT-Thread](https://github.com/RT-Thread/rt-thread) operating system.
- Hardware accelerator of CRYSTALS-Kyber.
- Hardware accelerator of B/FV FHE.

<span class='anchor' id='-honors-and-awards'></span>

# ğŸ– Honors and Awards
- `2021` Comprehensive excellent scholarship.
- `2018` National Scholarship. 
- `2018` The Second National Undergraduate IC Innovation and Entrepreneurship Competition (ç¬¬äºŒå±Šå…¨å›½å¤§å­¦ç”Ÿé›†æˆç”µè·¯åˆ›æ–°åˆ›ä¸šå¤§èµ›), First prize of Northwest Division, National Finals Excellence Award.
- `2017` Some first and special prizes in some mathematical competitions (Non Mathematics Majors).
- `2017` National Scholarship. 
- `2016` National Scholarship. 


<span class='anchor' id='-educations'></span>

# ğŸ“– Educations
- *2019.09 - now*, Doctoral student in the School of Integrated Circuits, Tsinghua University (SIC THU), Beijing, China. 
- *2015.09 - 2019.06*, Undergraduate, School of Software and Microelectronics, Northwestern Polytechnical University (NPU), Xi'an, China.

<!-- # ğŸ’¬ Invited Talks -->
<!-- - *2021.06*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  -->
<!-- - *2021.03*, Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet.  \| [\[video\]](https://github.com/) -->

<!-- # ğŸ’» Internships -->
<!-- - *2019.05 - 2020.02*, [Lorem](https://github.com/), China. -->
