{"top":"global.brighten_and_blur",
"namespaces":{
  "global":{
    "modules":{
      "blur_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_blur_stencil_write.0","self.op_hcompute_blur_stencil_1_read.0"]
        ]
      },
      "blur_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_blur_stencil_1_write.0"]
        ]
      },
      "brighten_and_blur":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_stencil":{
            "modref":"global.blur_stencil_ub"
          },
          "blur_stencil_clkwrk_dsa0":{
            "modref":"global.blur_stencil_clkwrk_dsa0_ub"
          },
          "brighten_stencil":{
            "modref":"global.brighten_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_blur_stencil":{
            "modref":"global.cu_op_hcompute_blur_stencil"
          },
          "op_hcompute_blur_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_stencil_1"
          },
          "op_hcompute_brighten_stencil":{
            "modref":"global.cu_op_hcompute_brighten_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U9"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U8"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U10"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U5"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[65],"cycle_stride":[1,64],"dimensionality":2,"extent":[63,63]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U4"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U6"
          }
        },
        "connections":[
          ["self.clk","_U11.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U11.in"],
          ["self.clk","blur_stencil.clk"],
          ["op_hcompute_blur_stencil_1.blur_stencil_op_hcompute_blur_stencil_1_write","blur_stencil.op_hcompute_blur_stencil_1_write"],
          ["op_hcompute_hw_output_stencil.blur_stencil_op_hcompute_hw_output_stencil_read","blur_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","blur_stencil.reset"],
          ["self.clk","blur_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_blur_stencil_1.blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_1_read","blur_stencil_clkwrk_dsa0.op_hcompute_blur_stencil_1_read"],
          ["op_hcompute_blur_stencil.blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_write","blur_stencil_clkwrk_dsa0.op_hcompute_blur_stencil_write"],
          ["self.reset","blur_stencil_clkwrk_dsa0.reset"],
          ["self.clk","brighten_stencil.clk"],
          ["op_hcompute_blur_stencil_1.brighten_stencil_op_hcompute_blur_stencil_1_read","brighten_stencil.op_hcompute_blur_stencil_1_read"],
          ["op_hcompute_brighten_stencil.brighten_stencil_op_hcompute_brighten_stencil_write","brighten_stencil.op_hcompute_brighten_stencil_write"],
          ["self.reset","brighten_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_brighten_stencil.hw_input_global_wrapper_stencil_op_hcompute_brighten_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_brighten_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_blur_stencil.clk"],
          ["self.clk","op_hcompute_blur_stencil_1.clk"],
          ["self.clk","op_hcompute_brighten_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "brighten_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_blur_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_brighten_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_brighten_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_brighten_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_brighten_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1.clk"],
          ["self.op_hcompute_brighten_stencil_write.0","d_reg__U1.in"],
          ["self.op_hcompute_blur_stencil_1_read.3","d_reg__U1.out"],
          ["self.clk","d_reg__U2.clk"],
          ["ub_brighten_stencil_BANK_0.data_out_0","d_reg__U2.in"],
          ["self.op_hcompute_blur_stencil_1_read.0","d_reg__U2.out"],
          ["ub_brighten_stencil_BANK_0.clk","self.clk"],
          ["ub_brighten_stencil_BANK_0.data_out_0","self.op_hcompute_blur_stencil_1_read.1"],
          ["self.op_hcompute_brighten_stencil_write.0","self.op_hcompute_blur_stencil_1_read.2"],
          ["ub_brighten_stencil_BANK_0.data_in_0","self.op_hcompute_brighten_stencil_write.0"],
          ["ub_brighten_stencil_BANK_0.flush","self.reset"],
          ["ub_brighten_stencil_BANK_0_clk_en_const.out","ub_brighten_stencil_BANK_0.clk_en"],
          ["ub_brighten_stencil_BANK_0_clk_en_const.out","ub_brighten_stencil_BANK_0.rst_n"]
        ]
      },
      "cu_op_hcompute_blur_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["brighten_stencil_op_hcompute_blur_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["blur_stencil_op_hcompute_blur_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.CLK"],
          ["self.blur_stencil_op_hcompute_blur_stencil_1_write.0","inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.O0"],
          ["inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.O0","inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.data1"],
          ["self.brighten_stencil_op_hcompute_blur_stencil_1_read.3","inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.inst"],
          ["self.clk","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.CLK"],
          ["self.brighten_stencil_op_hcompute_blur_stencil_1_read.0","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data0"],
          ["self.blur_stencil_clkwrk_dsa0_op_hcompute_blur_stencil_1_read.0","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data1"],
          ["inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.O0","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.inst"],
          ["self.clk","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.CLK"],
          ["self.brighten_stencil_op_hcompute_blur_stencil_1_read.1","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.data1"],
          ["self.brighten_stencil_op_hcompute_blur_stencil_1_read.2","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.data2"],
          ["inner_compute$c2.out","inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_brighten_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_brighten_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["brighten_stencil_op_hcompute_brighten_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080010000110010"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.CLK"],
          ["self.brighten_stencil_op_hcompute_brighten_stencil_write.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.O0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_brighten_stencil_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008001000012000b"]}
          },
          "inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730.CLK"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730.O0"],
          ["self.blur_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_blur_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_blur_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_blur_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_blur_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_blur_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_brighten_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["out_blur_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_brighten_stencil_1_273_274_tree$_join_i2146_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          }
        },
        "connections":[
          ["self.clk","add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.CLK"],
          ["self.out_blur_stencil","add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.O0"],
          ["add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.O0","add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.data1"],
          ["self.in1_brighten_stencil.3","add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.data2"],
          ["c0.out","add_brighten_stencil_1_273_274_tree$_join_i2146_i1808.inst"],
          ["self.clk","add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.CLK"],
          ["self.in1_brighten_stencil.0","add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data0"],
          ["self.in0_blur_stencil.0","add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data1"],
          ["add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.O0","add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.data2"],
          ["c1.out","add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364.inst"],
          ["self.clk","add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.CLK"],
          ["self.in1_brighten_stencil.1","add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.data1"],
          ["self.in1_brighten_stencil.2","add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.data2"],
          ["c2.out","add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808.inst"]
        ]
      },
      "hcompute_brighten_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_brighten_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080010000110010"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.inst","c0.out"],
          ["self.clk","mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.CLK"],
          ["self.out_brighten_stencil","mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.O0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461.data0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_blur_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h00000008001000012000b"]}
          },
          "lshr_blur_stencil_2_288_289_i2163_i1730":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["lshr_blur_stencil_2_288_289_i2163_i1730.inst","c0.out"],
          ["self.clk","lshr_blur_stencil_2_288_289_i2163_i1730.CLK"],
          ["self.out_hw_output_stencil","lshr_blur_stencil_2_288_289_i2163_i1730.O0"],
          ["self.in0_blur_stencil.0","lshr_blur_stencil_2_288_289_i2163_i1730.data0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_brighten_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_brighten_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_brighten_stencil_read.0"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U4":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
