LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY mux_2to1_1bit IS
    PORT(
        d0 : IN STD_LOGIC;
        d1 : IN STD_LOGIC;
        sel : IN STD_LOGIC;
        d_out : OUT STD_LOGIC
    );
END mux_2to1_1bit;

ARCHITECTURE structural OF mux_2to1_1bit IS
BEGIN
    d_out <= d0 WHEN sel = '0' ELSE d1;
END structural;