//Bus state controller registers

#include "types.h"
#include "dc/mem/sh4_internal_reg.h"
#include "bsc.h"


//32 bits
//All bits exept A0MPX,MASTER,ENDIAN are editable and reseted to 0
BCR1_type BSC_BCR1;

//16 bit
//A0SZ0,A0SZ1 are read olny , ohters are are editable and reseted to 0
BCR2_type BSC_BCR2;

//32 bits
WCR1_type BSC_WCR1;

//32 bits
WCR2_type BSC_WCR2;

//32 bits
WCR3_type BSC_WCR3;

//32 bits
MCR_type BSC_MCR;

//16 bits
PCR_type BSC_PCR;

//16 bits -> misstype on manual ? RTSCR vs RTCSR...
RTCSR_type BSC_RTCSR;

//16 bits
RTCNT_type BSC_RTCNT;

//16 bits
RTCOR_type BSC_RTCOR;

//16 bits
RFCR_type BSC_RFCR;

//32 bits
PCTRA_type BSC_PCTRA;

//16 bits
PDTRA_type BSC_PDTRA;

//32 bits
PCTRB_type BSC_PCTRB;

//16 bits
PDTRB_type BSC_PDTRB;

//16 bits
GPIOIC_type BSC_GPIOIC;
u32 vreg_2=0;
u32 mask_read=0;
u32 mask_pull_up=0;
u32 mask_write=0;

void write_BSC_PCTRA(u32 data)
{
	printf("C:BSC_PCTRA = %08X\n",data);

	mask_read=0;
	mask_pull_up=0;
	mask_write=0;

	for (int i=0;i<16;i++)
	{
		u32 mode=(data>>(i<<1))&3;

		if ((mode & 2)==0) //Pull UP
		{
			mask_pull_up|=(1<<i);
		}

		if (mode & 1) //IO
		{
			mask_write|=(1<<i);
			mask_pull_up&=~(1<<i);
			data|=(2<<(i<<1));
			//rv |= BSC_PDTRA.full & (1<<i);	//register IS used as output , preserve old value
		}
		else
		{
			mask_read|=(1<<i);
			//rv |=input & (1<<i);//register IS used as input
		}
	}

	BSC_PCTRA.full=data;
	vreg_2&=~mask_write;
	vreg_2|=BSC_PDTRA.full&mask_write;
}
//u32 port_out_data;
void write_BSC_PDTRA(u32 data)
{
	BSC_PDTRA.full=data;
	printf("D:BSC_PDTRA = %08X\n",data);

	vreg_2&=~mask_write;
	vreg_2|=BSC_PDTRA.full&mask_write;
}
u32 read_BSC_PDTRA()
{
	/* chankast */
	u32 tpctra = BSC_PCTRA.full;
	u32 tpdtra = BSC_PDTRA.full;
	
	u32 tfinal=0;
	// magic values
	if ((tpctra&0xf) == 0x8)		//if bit 1 is input , and not pulled up , set bit 0 (input , puled up)(hack ?)
		tfinal = 3;
	else if ((tpctra&0xf) == 0xB)   //bit 1 : input , npu , bit 0 : output , npu , set bit 0 (?)
		tfinal = 3;				//this preserves tpdtra value
	else			
		tfinal = 0;				//huh ?


	//bit 1 : input , npu , bit 0 : output , npu
	//if writen to bit 1 was '1' then return 0 (o.O ?)
	if ((tpctra&0xf) == 0xB && (tpdtra&0xf) == 2)
		tfinal = 0;
	else if ((tpctra&0xf) == 0xC && (tpdtra&0xf) == 2)
		tfinal = 3;      

	tfinal |= settings.dreamcast.cable <<8;  
/*
	if (tpctra == 0x0)
		tfinal| = 3<<8;  
*/

	return tfinal;
	//printf("-Sett : %08X Data : %08X\n",tpctra,tpdtra);	
	printf("-Sett : %08X Data : %08X\n",tpctra,tfinal);	

	u32 rv=0;
	u32 input=(2<<8) | (0) | (vreg_2&0x1C); //VBS/H+S/C mode

	rv=0;
	rv|=mask_read  & input;		//bits to input
	rv&=~mask_pull_up ;//bits to pull up
	rv|=(mask_pull_up | mask_write)  & BSC_PDTRA.full;//bits to preserve
	
	rv&=0xFFFF;
	verify((mask_pull_up & mask_write)==0);

	printf("+Sett : %08X Data : %08X\n",tpctra,rv);
	printf("+Read : %08X Presrve : %08X Pull UP : %08X\n",mask_read,mask_write,mask_pull_up);
	return rv;
}
u32 read_BSC_PDTRB()
{
	die("read_BSC_PDTRB");
	return 0;
}
//Init term res
void bsc_Init()
{
	//BSC BCR1 0xFF800000 0x1F800000 32 0x00000000 Held Held Held Bclk
	BSC[(BSC_BCR1_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_BCR1_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_BCR1_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_BCR1_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_BCR1_addr&0xFF)>>2].data32=&BSC_BCR1.full;

	//BSC BCR2 0xFF800004 0x1F800004 16 0x3FFC Held Held Held Bclk
	BSC[(BSC_BCR2_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_BCR2_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_BCR2_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_BCR2_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_BCR2_addr&0xFF)>>2].data16=&BSC_BCR2.full;

	//BSC WCR1 0xFF800008 0x1F800008 32 0x77777777 Held Held Held Bclk
	BSC[(BSC_WCR1_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_WCR1_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_WCR1_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_WCR1_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_WCR1_addr&0xFF)>>2].data32=&BSC_WCR1.full;

	//BSC WCR2 0xFF80000C 0x1F80000C 32 0xFFFEEFFF Held Held Held Bclk
	BSC[(BSC_WCR2_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_WCR2_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_WCR2_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_WCR2_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_WCR2_addr&0xFF)>>2].data32=&BSC_WCR2.full;

	//BSC WCR3 0xFF800010 0x1F800010 32 0x07777777 Held Held Held Bclk
	BSC[(BSC_WCR3_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_WCR3_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_WCR3_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_WCR3_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_WCR3_addr&0xFF)>>2].data32=&BSC_WCR3.full;

	//BSC MCR 0xFF800014 0x1F800014 32 0x00000000 Held Held Held Bclk
	BSC[(BSC_MCR_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_MCR_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_MCR_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_MCR_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_MCR_addr&0xFF)>>2].data32=&BSC_MCR.full;

	//BSC PCR 0xFF800018 0x1F800018 16 0x0000 Held Held Held Bclk
	BSC[(BSC_PCR_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_PCR_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_PCR_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_PCR_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_PCR_addr&0xFF)>>2].data16=&BSC_PCR.full;

	//BSC RTCSR 0xFF80001C 0x1F80001C 16 0x0000 Held Held Held Bclk
	BSC[(BSC_RTCSR_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_RTCSR_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_RTCSR_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_RTCSR_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_RTCSR_addr&0xFF)>>2].data16=&BSC_RTCSR.full;

	//BSC RTCNT 0xFF800020 0x1F800020 16 0x0000 Held Held Held Bclk
	BSC[(BSC_RTCNT_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_RTCNT_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_RTCNT_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_RTCNT_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_RTCNT_addr&0xFF)>>2].data16=&BSC_RTCNT.full;

	//BSC RTCOR 0xFF800024 0x1F800024 16 0x0000 Held Held Held Bclk
	BSC[(BSC_RTCOR_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_RTCOR_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_RTCOR_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_RTCOR_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_RTCOR_addr&0xFF)>>2].data16=&BSC_RTCOR.full;

	//BSC RFCR 0xFF800028 0x1F800028 16 0x0000 Held Held Held Bclk
	BSC[(BSC_RFCR_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_RFCR_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_RFCR_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_RFCR_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_RFCR_addr&0xFF)>>2].data16=&BSC_RFCR.full;

	//BSC PCTRA 0xFF80002C 0x1F80002C 32 0x00000000 Held Held Held Bclk
	BSC[(BSC_PCTRA_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA;
	BSC[(BSC_PCTRA_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_PCTRA_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_PCTRA_addr&0xFF)>>2].writeFunction=write_BSC_PCTRA;
	BSC[(BSC_PCTRA_addr&0xFF)>>2].data32=&BSC_PCTRA.full;

	//BSC PDTRA 0xFF800030 0x1F800030 16 Undefined Held Held Held Bclk
	BSC[(BSC_PDTRA_addr&0xFF)>>2].flags=REG_16BIT_READWRITE;
	BSC[(BSC_PDTRA_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_PDTRA_addr&0xFF)>>2].readFunction=read_BSC_PDTRA;
	BSC[(BSC_PDTRA_addr&0xFF)>>2].writeFunction=write_BSC_PDTRA;
	BSC[(BSC_PDTRA_addr&0xFF)>>2].data16=0;//&BSC_PDTRA.full;

	//BSC PCTRB 0xFF800040 0x1F800040 32 0x00000000 Held Held Held Bclk
	BSC[(BSC_PCTRB_addr&0xFF)>>2].flags=REG_32BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_PCTRB_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_PCTRB_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_PCTRB_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_PCTRB_addr&0xFF)>>2].data32=&BSC_PCTRB.full;

	//BSC PDTRB 0xFF800044 0x1F800044 16 Undefined Held Held Held Bclk
	BSC[(BSC_PDTRB_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_PDTRB_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_PDTRB_addr&0xFF)>>2].readFunction=read_BSC_PDTRB;
	BSC[(BSC_PDTRB_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_PDTRB_addr&0xFF)>>2].data16=&BSC_PDTRB.full;

	//BSC GPIOIC 0xFF800048 0x1F800048 16 0x00000000 Held Held Held Bclk
	BSC[(BSC_GPIOIC_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA | REG_WRITE_DATA;
	BSC[(BSC_GPIOIC_addr&0xFF)>>2].NextCange=0;
	BSC[(BSC_GPIOIC_addr&0xFF)>>2].readFunction=0;
	BSC[(BSC_GPIOIC_addr&0xFF)>>2].writeFunction=0;
	BSC[(BSC_GPIOIC_addr&0xFF)>>2].data16=&BSC_GPIOIC.full;
#ifdef BUILD_NAOMI
	BSC_RFCR.full = 17;
	BSC[(BSC_RFCR_addr&0xFF)>>2].flags=REG_16BIT_READWRITE | REG_READ_DATA ;//| REG_WRITE_DATA;
#endif

}



void bsc_Reset(bool Manual)
{
#ifndef BUILD_NAOMI
	BSC_RFCR.full = 17;
#endif
/*
BSC BCR1 H'FF80 0000 H'1F80 0000 32 H'0000 0000*2 Held Held Held Bclk
BSC BCR2 H'FF80 0004 H'1F80 0004 16 H'3FFC*2 Held Held Held Bclk
BSC WCR1 H'FF80 0008 H'1F80 0008 32 H'7777 7777 Held Held Held Bclk
BSC WCR2 H'FF80 000C H'1F80 000C 32 H'FFFE EFFF Held Held Held Bclk
BSC WCR3 H'FF80 0010 H'1F80 0010 32 H'0777 7777 Held Held Held Bclk

BSC MCR H'FF80 0014 H'1F80 0014 32 H'0000 0000 Held Held Held Bclk
BSC PCR H'FF80 0018 H'1F80 0018 16 H'0000 Held Held Held Bclk
BSC RTCSR H'FF80 001C H'1F80 001C 16 H'0000 Held Held Held Bclk
BSC RTCNT H'FF80 0020 H'1F80 0020 16 H'0000 Held Held Held Bclk
BSC RTCOR H'FF80 0024 H'1F80 0024 16 H'0000 Held Held Held Bclk
BSC RFCR H'FF80 0028 H'1F80 0028 16 H'0000 Held Held Held Bclk
BSC PCTRA H'FF80 002C H'1F80 002C 32 H'0000 0000 Held Held Held Bclk
BSC PDTRA H'FF80 0030 H'1F80 0030 16 Undefined Held Held Held Bclk
BSC PCTRB H'FF80 0040 H'1F80 0040 32 H'0000 0000 Held Held Held Bclk
BSC PDTRB H'FF80 0044 H'1F80 0044 16 Undefined Held Held Held Bclk
BSC GPIOIC H'FF80 0048 H'1F80 0048 16 H'0000 0000 Held Held Held Bclk
BSC SDMR2 H'FF90 xxxx H'1F90 xxxx 8 Write-only Bclk
BSC SDMR3 H'FF94 xxxx H'1F94 xxxx 8 Bclk
	*/
	BSC_BCR1.full=0x0;
	BSC_BCR2.full=0x3FFC;
	BSC_WCR1.full=0x77777777;
	BSC_WCR2.full=0xFFFEEFFF;
	BSC_WCR3.full=0x07777777;

	BSC_MCR.full=0x0;
	BSC_PCR.full=0x0;
	BSC_RTCSR.full=0x0;
	BSC_RTCNT.full=0x0;
	BSC_RTCOR.full=0x0;
	BSC_PCTRA.full=0x0;
	//BSC_PDTRA.full; undef
	BSC_PCTRB.full=0x0;
	//BSC_PDTRB.full; undef
	BSC_GPIOIC.full=0x0;
}
void bsc_Term()
{
}