/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_9z[0] ? celloutsig_0_10z : celloutsig_0_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_11z | celloutsig_0_2z[1]);
  assign celloutsig_0_15z = ~((celloutsig_0_9z[6] | celloutsig_0_11z) & celloutsig_0_14z[1]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_2z[1]) & (celloutsig_0_5z | celloutsig_0_1z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_4z[2]));
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_0z) & (in_data[30] | celloutsig_0_2z[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[38]) & (in_data[65] | celloutsig_0_0z));
  assign celloutsig_0_13z = { in_data[17:15], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z } + { celloutsig_0_3z[8:3], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_8z[2:1], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_4z = { in_data[164:160], celloutsig_1_0z, celloutsig_1_3z } === { celloutsig_1_0z[7:4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_0z[14:7] >= { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_1z[5:3], celloutsig_1_16z, celloutsig_1_9z } >= { celloutsig_1_17z[3:1], celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_0z[16:10], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >= in_data[144:135];
  assign celloutsig_1_15z = { _00_[3:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z } && { celloutsig_1_13z[9:3], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[2] & ~(in_data[49]);
  assign celloutsig_0_3z = { in_data[74:67], celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { celloutsig_0_1z, 1'h1, celloutsig_0_1z } : in_data[35:33];
  assign celloutsig_0_0z = in_data[11:7] != in_data[39:35];
  assign celloutsig_1_16z = { _00_[0], celloutsig_1_6z } != celloutsig_1_8z[6:0];
  assign celloutsig_1_0z = in_data[162:146] | in_data[179:163];
  assign celloutsig_0_25z = ~^ { celloutsig_0_19z[10:2], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_10z = ^ celloutsig_1_7z[3:1];
  assign celloutsig_0_10z = ^ { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_2z = ^ { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_3z[7:5], celloutsig_0_6z, celloutsig_0_12z } >> { celloutsig_0_9z[3:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_6z[4:1], celloutsig_1_7z, celloutsig_1_3z } << { in_data[172:165], celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[141:134] << in_data[157:150];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } >> { celloutsig_1_5z[1:0], celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_1z[4:3], _00_, celloutsig_1_7z } >> celloutsig_1_0z[13:4];
  assign celloutsig_1_17z = celloutsig_1_8z[7:0] >>> { _00_[2:1], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:2] >>> celloutsig_0_3z[7:5];
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_11z } - in_data[34:32];
  assign celloutsig_0_19z = { in_data[86:73], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } - { in_data[46:45], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_7z = celloutsig_1_1z[5:2] ~^ { in_data[152:151], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_18z = ~((celloutsig_0_17z & celloutsig_0_4z[0]) | celloutsig_0_9z[0]);
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_1z[7:5], celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_9z = in_data[87:81];
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_1_14z = ~((celloutsig_1_5z[1] & _00_[1]) | (celloutsig_1_5z[3] & celloutsig_1_10z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_15z) | (celloutsig_1_7z[0] & celloutsig_1_1z[4]));
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
