Analysis & Elaboration report for FFT_stream
Thu Oct 09 02:52:31 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component
  6. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated
  7. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_ov6:rdptr_g1p
  8. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_kdc:wrptr_g1p
  9. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|altsyncram_f1b1:fifo_ram
 10. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 11. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 12. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 13. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
 14. Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer
 15. Parameter Settings for User Entity Instance: Top-level Entity: |top_level
 16. Parameter Settings for User Entity Instance: i2c_pll:i2c_pll_u|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: adc_pll:adc_pll_u|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: mic_load:u_mic_load
 19. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect
 20. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate
 21. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter
 22. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|window_function:u_window_function
 23. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer
 24. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component
 25. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip
 26. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1
 27. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1
 28. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB1
 29. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2
 30. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB2
 31. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Twiddle:TW
 32. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU
 33. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2
 34. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Butterfly:BF1
 35. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB1
 36. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Butterfly:BF2
 37. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB2
 38. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Twiddle:TW
 39. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU
 40. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3
 41. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Butterfly:BF1
 42. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB1
 43. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Butterfly:BF2
 44. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB2
 45. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Twiddle:TW
 46. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU
 47. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4
 48. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Butterfly:BF1
 49. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB1
 50. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Butterfly:BF2
 51. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB2
 52. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Twiddle:TW
 53. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU
 54. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5
 55. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Butterfly:BF1
 56. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB1
 57. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Butterfly:BF2
 58. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB2
 59. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Twiddle:TW
 60. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Multiply:MU
 61. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_mag_sq:u_fft_mag_sq
 62. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak
 63. Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer
 64. Parameter Settings for User Entity Instance: beat_detector:u_beat_detector
 65. Parameter Settings for User Entity Instance: snr_calculator:u_snr
 66. Parameter Settings for User Entity Instance: beat_led_display:u_beat_led_display
 67. altpll Parameter Settings by Entity Instance
 68. dcfifo Parameter Settings by Entity Instance
 69. Analysis & Elaboration Settings
 70. Port Connectivity Checks: "display:u_display"
 71. Port Connectivity Checks: "snr_calculator:u_snr"
 72. Port Connectivity Checks: "beat_detector:u_beat_detector"
 73. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer"
 74. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak"
 75. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Multiply:MU"
 76. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip"
 77. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer"
 78. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|window_function:u_window_function"
 79. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter"
 80. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate"
 81. Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect"
 82. Port Connectivity Checks: "set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"
 83. Port Connectivity Checks: "adc_pll:adc_pll_u"
 84. Port Connectivity Checks: "i2c_pll:i2c_pll_u"
 85. Analysis & Elaboration Messages
 86. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Oct 09 02:52:31 2025       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; FFT_stream                                  ;
; Top-level Entity Name         ; top_level                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top_level|adc_pll:adc_pll_u                                                                         ; mic/adc_pll.v   ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top_level|i2c_pll:i2c_pll_u                                                                         ; mic/i2c_pll.v   ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top_level|fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo ; async_fifo.v    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer ;
+---------------------------+-------+------+-------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                    ;
+---------------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[1]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[1]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[1]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[0]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[0]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[0]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[32]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[32]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[32]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[31]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[31]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[31]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[30]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[30]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[30]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[29]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[29]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[29]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[28]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[28]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[28]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[27]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[27]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[27]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[26]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[26]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[26]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[25]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[25]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[25]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[24]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[24]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[24]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[23]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[23]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[23]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[22]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[22]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[22]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[21]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[21]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[21]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[20]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[20]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[20]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[19]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[19]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[19]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[18]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[18]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[18]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[17]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[17]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[17]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[16]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[16]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[16]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[15]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[15]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[15]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[14]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[14]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[14]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[13]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[13]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[13]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[12]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[12]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[12]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[11]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[11]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[11]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[10]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[10]~reg0                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[10]~reg0                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[9]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[9]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[9]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[8]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[8]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[8]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[7]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[7]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[7]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[6]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[6]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[6]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[5]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[5]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[5]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[4]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[4]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[4]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[3]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[3]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[3]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[2]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[2]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[2]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[1]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[1]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[1]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[0]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_data[0]~reg0                                  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_data[0]~reg0                                  ;
; PRESERVE_REGISTER         ; on    ; -    ; en_readout                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; en_readout                                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; en_readout                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[2]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[2]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[2]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[3]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[3]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[3]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[4]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[4]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[4]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[5]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[5]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[5]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[6]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[6]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[6]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[7]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[7]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[7]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[8]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[8]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[8]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[9]                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; readout_i[9]                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; readout_i[9]                                          ;
+---------------------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_level ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DE1_SOC        ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_pll:i2c_pll_u|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=i2c_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 2500                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; i2c_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_pll:adc_pll_u|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=adc_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1152                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 3125                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; adc_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mic_load:u_mic_load ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NSamples       ; 1024  ; Signed Integer                                          ;
; W              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate ;
+-----------------+-------+----------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------+
; W               ; 16    ; Signed Integer                                                             ;
; DECIMATE_FACTOR ; 4     ; Signed Integer                                                             ;
+-----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                                                                ;
; W_FRAC         ; 16    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|window_function:u_window_function ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                            ;
; NSamples       ; 1024  ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                              ;
; NSamples       ; 1024  ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_dbq1 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                   ;
; M              ; 1024  ; Signed Integer                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 512   ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 256   ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Twiddle:TW ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                   ;
; M              ; 256   ; Signed Integer                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Butterfly:BF1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 128   ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Butterfly:BF2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 64    ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Twiddle:TW ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|Multiply:MU ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                   ;
; M              ; 64    ; Signed Integer                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Butterfly:BF1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 32    ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Butterfly:BF2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Twiddle:TW ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|Multiply:MU ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                   ;
; M              ; 16    ; Signed Integer                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Butterfly:BF1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Butterfly:BF2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 4     ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Twiddle:TW ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|Multiply:MU ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 1024  ; Signed Integer                                                                   ;
; M              ; 4     ; Signed Integer                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Butterfly:BF1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Butterfly:BF2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                 ;
; RH             ; 1     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; DEPTH          ; 1     ; Signed Integer                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Twiddle:TW ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TW_FF          ; 1     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Multiply:MU ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_mag_sq:u_fft_mag_sq ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; NSamples       ; 1024  ; Signed Integer                                                                        ;
; W              ; 33    ; Signed Integer                                                                        ;
; NBits          ; 10    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; NSamples       ; 1024  ; Signed Integer                                                                                ;
; W              ; 33    ; Signed Integer                                                                                ;
; NBits          ; 10    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beat_detector:u_beat_detector ;
+-----------------+----------------------+-----------------------------------+
; Parameter Name  ; Value                ; Type                              ;
+-----------------+----------------------+-----------------------------------+
; BPM_CONSTANT    ; 00101011111100101000 ; Unsigned Binary                   ;
; DEBOUNCE_FRAMES ; 4                    ; Signed Integer                    ;
; BUFFER_SIZE     ; 16                   ; Signed Integer                    ;
+-----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snr_calculator:u_snr ;
+----------------+------------------+-------------------------------+
; Parameter Name ; Value            ; Type                          ;
+----------------+------------------+-------------------------------+
; DATA_WIDTH     ; 16               ; Signed Integer                ;
; SNR_WIDTH      ; 8                ; Signed Integer                ;
; ALPHA_SHORT    ; 0000110011001101 ; Unsigned Binary               ;
; ALPHA_LONG     ; 0000001010001111 ; Unsigned Binary               ;
+----------------+------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: beat_led_display:u_beat_led_display ;
+-------------------+----------+---------------------------------------------------+
; Parameter Name    ; Value    ; Type                                              ;
+-------------------+----------+---------------------------------------------------+
; CLOCK_FREQ        ; 50000000 ; Signed Integer                                    ;
; PULSE_DURATION_MS ; 100      ; Signed Integer                                    ;
; PULSE_CYCLES      ; 705032   ; Signed Integer                                    ;
+-------------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; i2c_pll:i2c_pll_u|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; adc_pll:adc_pll_u|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                 ;
; Entity Instance            ; fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                        ;
;     -- LPM_WIDTH           ; 16                                                                                                                ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; FFT_stream         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:u_display"                                                                                                                                    ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; snr_value ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "snr_value[6..1]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snr_calculator:u_snr"                                                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_input       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "audio_input[15..1]" will be connected to GND. ;
; audio_input_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; snr_db            ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "snr_db[7..1]" have no fanouts                             ;
; snr_db            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; signal_rms        ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "signal_rms[15..1]" have no fanouts                       ;
; signal_rms        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; noise_rms         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "noise_rms[15..1]" have no fanouts                        ;
; noise_rms         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; output_valid      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "beat_detector:u_beat_detector"                                                                                                                                                          ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_mag_sq ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer"                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; readout_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak" ;
+------+--------+----------+--------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                            ;
+------+--------+----------+--------------------------------------------------------------------+
; peak ; Output ; Info     ; Explicitly unconnected                                             ;
+------+--------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|Multiply:MU"           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m_re ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_im ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; di_im ; Input ; Info     ; Stuck at GND                                      ;
+-------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer" ;
+-------------------+--------+----------+-------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------+
; audio_input_ready ; Output ; Info     ; Explicitly unconnected                                      ;
+-------------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|window_function:u_window_function" ;
+---------+--------+----------+---------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                             ;
+---------+--------+----------+---------------------------------------------------------------------+
; x_ready ; Output ; Info     ; Explicitly unconnected                                              ;
; y_ready ; Input  ; Info     ; Stuck at VCC                                                        ;
+---------+--------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter"   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; x_data[15..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y_data[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate" ;
+---------+--------+----------+-------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                               ;
+---------+--------+----------+-------------------------------------------------------+
; x_ready ; Output ; Info     ; Explicitly unconnected                                ;
; y_ready ; Input  ; Info     ; Stuck at VCC                                          ;
+---------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_pitch_detect:u_fft_pitch_detect"                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; pitch_output_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pitch_output_valid ; Output ; Info     ; Explicitly unconnected                                                              ;
; fft_mag_sq_out[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; read_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; read_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_pll:adc_pll_u"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_pll:i2c_pll_u"                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 09 02:52:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_stream -c FFT_stream --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file beat_led_display.sv
    Info (12023): Found entity 1: beat_led_display File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file beat_detector.sv
    Info (12023): Found entity 1: beat_detector File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/twiddle.v
    Info (12023): Found entity 1: Twiddle File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Twiddle.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/sdfunit.v
    Info (12023): Found entity 1: SdfUnit File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/multiply.v
    Info (12023): Found entity 1: Multiply File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/delaybuffer.v
    Info (12023): Found entity 1: DelayBuffer File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/DelayBuffer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/butterfly.v
    Info (12023): Found entity 1: Butterfly File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file window_function.sv
    Info (12023): Found entity 1: window_function File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/window_function.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decimate.sv
    Info (12023): Found entity 1: decimate File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip_r22sdf/fft.v
    Info (12023): Found entity 1: FFT File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mic/i2c_master.sv
    Info (12023): Found entity 1: i2c_master File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mic/set_audio_encoder.sv
    Info (12023): Found entity 1: set_audio_encoder File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mic/mic_load.sv
    Info (12023): Found entity 1: mic_load File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/mic_load.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file low_pass_conv.sv
    Info (12023): Found entity 1: low_pass_conv File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/low_pass_conv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mic/i2c_pll.v
    Info (12023): Found entity 1: i2c_pll File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mic/adc_pll.v
    Info (12023): Found entity 1: adc_pll File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fft_pitch_detect_tb.sv
    Info (12023): Found entity 1: fft_pitch_detect_tb File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file async_fifo.v
    Info (12023): Found entity 1: async_fifo File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fft_find_peak.sv
    Info (12023): Found entity 1: fft_find_peak File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_find_peak.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_mag_sq.sv
    Info (12023): Found entity 1: fft_mag_sq File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_mag_sq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_input_buffer.sv
    Info (12023): Found entity 1: fft_input_buffer File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fft_output_buffer.sv
    Info (12023): Found entity 1: fft_output_buffer File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fft_pitch_detect.sv
    Info (12023): Found entity 1: fft_pitch_detect File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file snr_calculator.sv
    Info (12023): Found entity 1: snr_calculator File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file log10_lut.sv
    Info (12023): Found entity 1: log10_lut File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/log10_lut.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file snr_calculator_tb.sv
    Info (12023): Found entity 1: snr_calculator_tb File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator_tb.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(151): created implicit net for "clk" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 151
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(154): created implicit net for "audio_input" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 154
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(156): created implicit net for "audio_input_ready" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 156
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(157): created implicit net for "snr_db" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 157
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(158): created implicit net for "signal_rms" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 158
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(159): created implicit net for "noise_rms" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 159
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(160): created implicit net for "output_valid" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 160
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(161): created implicit net for "output_ready" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 161
Warning (10236): Verilog HDL Implicit Net warning at top_level.sv(178): created implicit net for "snr_value" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 178
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "i2c_pll" for hierarchy "i2c_pll:i2c_pll_u" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "i2c_pll:i2c_pll_u|altpll:altpll_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "i2c_pll:i2c_pll_u|altpll:altpll_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v Line: 104
Info (12133): Instantiated megafunction "i2c_pll:i2c_pll_u|altpll:altpll_component" with the following parameter: File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2500"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=i2c_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/i2c_pll_altpll.v
    Info (12023): Found entity 1: i2c_pll_altpll File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/i2c_pll_altpll.v Line: 30
Info (12128): Elaborating entity "i2c_pll_altpll" for hierarchy "i2c_pll:i2c_pll_u|altpll:altpll_component|i2c_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "adc_pll" for hierarchy "adc_pll:adc_pll_u" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "adc_pll:adc_pll_u|altpll:altpll_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "adc_pll:adc_pll_u|altpll:altpll_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v Line: 104
Info (12133): Instantiated megafunction "adc_pll:adc_pll_u|altpll:altpll_component" with the following parameter: File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/adc_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1152"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adc_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v
    Info (12023): Found entity 1: adc_pll_altpll File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/adc_pll_altpll.v Line: 30
Info (12128): Elaborating entity "adc_pll_altpll" for hierarchy "adc_pll:adc_pll_u|altpll:altpll_component|adc_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "set_audio_encoder" for hierarchy "set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 78
Warning (10036): Verilog HDL or VHDL warning at set_audio_encoder.sv(30): object "done" assigned a value but never read File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv Line: 30
Warning (10230): Verilog HDL assignment warning at set_audio_encoder.sv(37): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv Line: 37
Info (10264): Verilog HDL Case Statement information at set_audio_encoder.sv(35): all case item expressions in this case statement are onehot File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv Line: 35
Info (12128): Elaborating entity "i2c_master" for hierarchy "set_audio_encoder:DE1_SOC_BOARD.set_codec_de1_soc|i2c_master:u1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/set_audio_encoder.sv Line: 11
Warning (10230): Verilog HDL assignment warning at i2c_master.sv(28): truncated value with size 32 to match size of target (1) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 28
Info (10264): Verilog HDL Case Statement information at i2c_master.sv(62): all case item expressions in this case statement are onehot File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 62
Warning (10230): Verilog HDL assignment warning at i2c_master.sv(70): truncated value with size 32 to match size of target (3) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 70
Warning (10034): Output port "read_data" at i2c_master.sv(15) has no driver File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 15
Warning (10034): Output port "read_valid" at i2c_master.sv(16) has no driver File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/i2c_master.sv Line: 16
Info (12128): Elaborating entity "mic_load" for hierarchy "mic_load:u_mic_load" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 100
Warning (10230): Verilog HDL assignment warning at mic_load.sv(97): truncated value with size 32 to match size of target (17) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/mic/mic_load.sv Line: 97
Info (12128): Elaborating entity "fft_pitch_detect" for hierarchy "fft_pitch_detect:u_fft_pitch_detect" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 119
Warning (10230): Verilog HDL assignment warning at fft_pitch_detect.sv(119): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 119
Info (12128): Elaborating entity "decimate" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 53
Warning (10230): Verilog HDL assignment warning at decimate.sv(32): truncated value with size 32 to match size of target (2) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv Line: 32
Info (12128): Elaborating entity "low_pass_conv" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|decimate:u_decimate|low_pass_conv:u_decimation_filter" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/decimate.sv Line: 28
Warning (10030): Net "mult_result[40]" at low_pass_conv.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/low_pass_conv.sv Line: 34
Info (12128): Elaborating entity "window_function" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|window_function:u_window_function" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 66
Info (12128): Elaborating entity "fft_input_buffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 81
Warning (10230): Verilog HDL assignment warning at fft_input_buffer.sv(36): truncated value with size 32 to match size of target (11) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv Line: 36
Warning (10230): Verilog HDL assignment warning at fft_input_buffer.sv(39): truncated value with size 32 to match size of target (11) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv Line: 39
Info (12128): Elaborating entity "async_fifo" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_input_buffer.sv Line: 22
Info (12128): Elaborating entity "dcfifo" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v Line: 89
Info (12133): Instantiated megafunction "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/async_fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dbq1.tdf
    Info (12023): Found entity 1: dcfifo_dbq1 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_dbq1" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/altsyncram_f1b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/cmpr_a06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_input_buffer:u_fft_input_buffer|async_fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_dbq1:auto_generated|cmpr_a06:rdempty_eq_comp" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/db/dcfifo_dbq1.tdf Line: 61
Info (12128): Elaborating entity "FFT" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 96
Info (12128): Elaborating entity "SdfUnit" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 43
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 232
Info (12128): Elaborating entity "Butterfly" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 127
Warning (10230): Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 135
Info (12128): Elaborating entity "Butterfly" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Butterfly:BF2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 184
Warning (10230): Verilog HDL assignment warning at Butterfly.v(27): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 27
Warning (10230): Verilog HDL assignment warning at Butterfly.v(28): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 28
Warning (10230): Verilog HDL assignment warning at Butterfly.v(29): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 29
Warning (10230): Verilog HDL assignment warning at Butterfly.v(30): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Butterfly.v Line: 30
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|DelayBuffer:DB2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 192
Info (12128): Elaborating entity "Twiddle" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Twiddle:TW" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 240
Info (12128): Elaborating entity "Multiply" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU1|Multiply:MU" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 257
Warning (10230): Verilog HDL assignment warning at Multiply.v(25): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v Line: 25
Warning (10230): Verilog HDL assignment warning at Multiply.v(26): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v Line: 26
Warning (10230): Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v Line: 27
Warning (10230): Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/Multiply.v Line: 28
Info (12128): Elaborating entity "SdfUnit" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 54
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU2|DelayBuffer:DB2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 65
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU3|DelayBuffer:DB2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 76
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU4|DelayBuffer:DB2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 192
Info (12128): Elaborating entity "SdfUnit" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/FFT.v Line: 87
Warning (10230): Verilog HDL assignment warning at SdfUnit.v(232): truncated value with size 10 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 232
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB1" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 135
Info (12128): Elaborating entity "DelayBuffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|FFT:u_fft_ip|SdfUnit:SU5|DelayBuffer:DB2" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_ip_r22sdf/SdfUnit.v Line: 192
Info (12128): Elaborating entity "fft_mag_sq" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_mag_sq:u_fft_mag_sq" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 108
Info (12128): Elaborating entity "fft_find_peak" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_find_peak:u_fft_find_peak" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 137
Warning (10230): Verilog HDL assignment warning at fft_find_peak.sv(65): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_find_peak.sv Line: 65
Info (12128): Elaborating entity "fft_output_buffer" for hierarchy "fft_pitch_detect:u_fft_pitch_detect|fft_output_buffer:u_fft_output_buffer" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_pitch_detect.sv Line: 147
Warning (10230): Verilog HDL assignment warning at fft_output_buffer.sv(35): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv Line: 35
Warning (10230): Verilog HDL assignment warning at fft_output_buffer.sv(50): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv Line: 50
Warning (10230): Verilog HDL assignment warning at fft_output_buffer.sv(52): truncated value with size 45 to match size of target (33) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/fft_output_buffer.sv Line: 52
Info (12128): Elaborating entity "beat_detector" for hierarchy "beat_detector:u_beat_detector" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 136
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(52): truncated value with size 32 to match size of target (10) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 52
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(170): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 170
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(203): truncated value with size 36 to match size of target (32) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 203
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(204): truncated value with size 36 to match size of target (32) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 204
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(205): truncated value with size 36 to match size of target (32) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 205
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(231): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 231
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(232): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 232
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(233): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 233
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(255): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 255
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(256): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 256
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(257): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 257
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(293): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 293
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(307): truncated value with size 32 to match size of target (2) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 307
Warning (10230): Verilog HDL assignment warning at beat_detector.sv(317): truncated value with size 20 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_detector.sv Line: 317
Info (12128): Elaborating entity "snr_calculator" for hierarchy "snr_calculator:u_snr" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 162
Warning (10230): Verilog HDL assignment warning at snr_calculator.sv(86): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 86
Warning (10230): Verilog HDL assignment warning at snr_calculator.sv(97): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 97
Warning (10230): Verilog HDL assignment warning at snr_calculator.sv(110): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 110
Warning (10230): Verilog HDL assignment warning at snr_calculator.sv(111): truncated value with size 32 to match size of target (16) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 111
Warning (10230): Verilog HDL assignment warning at snr_calculator.sv(127): truncated value with size 32 to match size of target (8) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 127
Warning (10240): Verilog HDL Always Construct warning at snr_calculator.sv(73): inferring latch(es) for variable "output_valid", which holds its previous value in one or more paths through the always construct File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 73
Warning (10240): Verilog HDL Always Construct warning at snr_calculator.sv(73): inferring latch(es) for variable "audio_input_ready", which holds its previous value in one or more paths through the always construct File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 73
Info (10041): Inferred latch for "audio_input_ready" at snr_calculator.sv(73) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 73
Info (10041): Inferred latch for "output_valid" at snr_calculator.sv(73) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/snr_calculator.sv Line: 73
Info (12128): Elaborating entity "beat_led_display" for hierarchy "beat_led_display:u_beat_led_display" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 173
Warning (10259): Verilog HDL error at beat_led_display.sv(14): constant value overflow File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 14
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(31): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 31
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(34): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 34
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(47): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 47
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(50): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 50
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(63): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 63
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(66): truncated value with size 32 to match size of target (21) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 66
Warning (10230): Verilog HDL assignment warning at beat_led_display.sv(87): truncated value with size 32 to match size of target (3) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/beat_led_display.sv Line: 87
Info (12128): Elaborating entity "display" for hierarchy "display:u_display" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/top_level.sv Line: 186
Warning (10230): Verilog HDL assignment warning at display.sv(34): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 34
Warning (10270): Verilog HDL Case Statement warning at display.sv(42): incomplete case statement has no default case item File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 42
Warning (10230): Verilog HDL assignment warning at display.sv(84): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 84
Warning (10230): Verilog HDL assignment warning at display.sv(85): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 85
Warning (10230): Verilog HDL assignment warning at display.sv(86): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 86
Warning (10230): Verilog HDL assignment warning at display.sv(87): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 87
Warning (10230): Verilog HDL assignment warning at display.sv(88): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 88
Warning (10230): Verilog HDL assignment warning at display.sv(89): truncated value with size 32 to match size of target (4) File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 89
Info (12128): Elaborating entity "seven_seg" for hierarchy "display:u_display|seven_seg:u_digit0" File: C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/display.sv Line: 54
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/output_files/FFT_stream.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Thu Oct 09 02:52:31 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/jiaho/Documents/Github/Merchants-Assignment2/FFT2/output_files/FFT_stream.map.smsg.


