DPAUX_HYBRID_PADCTL_AUX_DRVZ	,	F_59
DPAUX_DP_AUXDATA_WRITE	,	F_8
dpaux_lock	,	V_82
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_110
DPAUX_DP_AUXCTL_CMD_AUX_RD	,	V_34
dev	,	V_63
DPAUX_DP_AUXADDR	,	V_36
time_before	,	F_52
tegra_dpaux_detach	,	F_55
DPAUX_DP_AUXSTAT_NO_STOP_ERROR	,	V_45
DPAUX_DP_AUXCTL_CMDLEN	,	F_14
clk_parent	,	V_78
tegra_dpaux_write_fifo	,	F_7
connector_status_disconnected	,	V_91
DPAUX_HYBRID_PADCTL_MODE_AUX	,	V_94
drm_dp_aux_register_i2c_bus	,	F_37
DP_LINK_STATUS_SIZE	,	V_105
drm_dp_aux_unregister_i2c_bus	,	F_44
drm_dp_aux_msg	,	V_13
EIO	,	V_46
wait_for_completion_timeout	,	F_15
DPAUX_DP_AUXCTL_CMD_ADDRESS_ONLY	,	V_23
DPAUX_INTR_UNPLUG_EVENT	,	V_64
size	,	V_9
reset_control_deassert	,	F_32
DPAUX_HYBRID_PADCTL_AUX_CMH	,	F_58
of_node	,	V_86
DPAUX_DP_AUXSTAT_REPLY_MASK	,	V_55
GFP_KERNEL	,	V_71
DP_TRAINING_PATTERN_SET	,	V_107
ssize_t	,	T_3
DPAUX_DP_AUXSTAT	,	V_41
usleep_range	,	F_54
devm_regulator_get	,	F_34
device_node	,	V_84
tegra_dpaux_writel	,	F_5
drm_dp_dpcd_read_link_status	,	F_66
mutex_unlock	,	F_40
drm_dp_dpcd_write	,	F_65
rst	,	V_76
"unsupported training pattern %u\n"	,	L_7
to_dpaux	,	F_1
devm_ioremap_resource	,	F_24
u8	,	T_1
address	,	V_35
i	,	V_10
irq	,	V_56
tegra_dpaux_enable	,	F_57
regs	,	V_6
j	,	V_11
DPAUX_DP_AUXSTAT_SINKSTAT_ERROR	,	V_44
"failed to request IRQ#%u: %d\n"	,	L_6
DPAUX_INTR_PLUG_EVENT	,	V_60
jiffies	,	V_88
mutex_lock	,	F_38
tp	,	V_103
platform_device	,	V_67
drm_helper_hpd_irq_event	,	F_18
tegra_dpaux_disable	,	F_61
DPAUX_DP_AUXCTL_CMD_I2C_WR	,	V_25
DPAUX_INTR_AUX_DONE	,	V_66
DPAUX_DP_AUXSTAT_TIMEOUT_ERROR	,	V_42
INIT_LIST_HEAD	,	F_22
"vdd"	,	L_5
reply	,	V_48
"dpaux"	,	L_2
platform_get_irq	,	F_27
reset_control_assert	,	F_47
ret	,	V_17
DP_AUX_I2C_READ	,	V_22
drm_connector_status	,	V_89
count	,	V_54
list	,	V_73
encoding	,	V_98
DPAUX_INTR_IRQ_EVENT	,	V_65
ETIMEDOUT	,	V_40
connector_status_connected	,	V_90
platform_get_resource	,	F_23
"failed to get IRQ\n"	,	L_1
aux	,	V_3
"parent"	,	L_3
timeout	,	V_15
dev_err	,	F_28
tegra_dpaux_prepare	,	F_62
list_del	,	F_45
DP_EDP_CONFIGURATION_SET	,	V_118
DPAUX_DP_AUXSTAT_RX_ERROR	,	V_43
DPAUX_HYBRID_SPARE	,	V_96
devm_clk_get	,	F_30
DP_MAIN_LINK_CHANNEL_CODING_SET	,	V_99
clk_disable_unprepare	,	F_46
DPAUX_DP_AUXCTL_CMD_AUX_WR	,	V_32
DP_TRAINING_PATTERN_DISABLE	,	V_108
DPAUX_HYBRID_PADCTL_AUX_DRVI	,	F_60
DP_TRAINING_LANE0_SET	,	V_114
regulator_enable	,	F_51
DPAUX_DP_AUXCTL_TRANSACTREQ	,	V_38
DP_AUX_NATIVE_REPLY_NACK	,	V_50
ENOMEM	,	V_72
dpaux	,	V_4
DPAUX_DP_AUXDATA_READ	,	F_11
output	,	V_61
drm_dp_link	,	V_100
clk	,	V_77
regulator_disable	,	F_56
tegra_dpaux_remove	,	F_42
tegra_output	,	V_87
DPAUX_DP_AUXCTL_CMD_I2C_RQ	,	V_30
IRQ_HANDLED	,	V_58
tegra_dpaux_attach	,	F_50
connector	,	V_62
tegra_dpaux_probe	,	F_19
tegra_dpaux_readl	,	F_3
drm_dp_clock_recovery_ok	,	F_67
status	,	V_16
drm_dp_aux	,	V_2
pattern	,	V_102
list_add_tail	,	F_39
DP_AUX_NATIVE_READ	,	V_33
init_completion	,	F_21
DPAUX_DP_AUXCTL_CMD_I2C_RD	,	V_27
tegra_dpaux_train	,	F_64
tegra_dpaux_read_fifo	,	F_10
clk_prepare_enable	,	F_31
DP_TRAIN_MAX_SWING_REACHED	,	V_112
DP_AUX_NATIVE_REPLY_DEFER	,	V_51
DPAUX_INTR_AUX	,	V_59
err	,	V_70
tegra_dpaux_detect	,	F_53
EAGAIN	,	V_116
DP_AUX_I2C_REPLY_DEFER	,	V_53
EINVAL	,	V_18
DPAUX_DP_AUXCTL	,	V_37
DPAUX_DP_AUXCTL_CMD_MOT_RQ	,	V_29
vdd	,	V_79
complete	,	V_39
DPAUX_DP_AUXCTL_CMD_MOT_RD	,	V_26
msg	,	V_14
data	,	V_57
drm_dp_dpcd_writeb	,	F_63
num	,	V_12
size_t	,	T_2
pdev	,	V_68
drm_dp_channel_eq_ok	,	F_68
u32	,	T_4
DP_AUX_NATIVE_WRITE	,	V_31
DPAUX_INTR_EN_AUX	,	V_81
DP_TRAIN_PRE_EMPHASIS_0	,	V_111
DPAUX_DP_AUXCTL_CMD_MOT_WR	,	V_24
DP_AUX_I2C_MOT	,	V_20
DP_AUX_NATIVE_REPLY_ACK	,	V_49
num_lanes	,	V_109
buffer	,	V_8
dpaux_list	,	V_83
tegra_dpaux_find_by_of_node	,	F_48
offset	,	V_5
resource	,	V_69
PTR_ERR	,	F_26
transfer	,	V_80
list_for_each_entry	,	F_49
clk_set_rate	,	F_33
platform_set_drvdata	,	F_41
devm_kzalloc	,	F_20
request	,	V_19
DPAUX_HYBRID_SPARE_PAD_POWER_DOWN	,	V_97
np	,	V_85
platform_get_drvdata	,	F_43
ENXIO	,	V_75
DP_AUX_I2C_WRITE	,	V_21
DPAUX_DP_AUXSTAT_HPD_STATUS	,	V_92
tegra_dpaux_transfer	,	F_12
DPAUX_DP_AUXSTAT_REPLY_TYPE_MASK	,	V_47
values	,	V_106
link	,	V_101
tegra_dpaux	,	V_1
DP_TRAIN_VOLTAGE_SWING_400	,	V_113
DPAUX_HYBRID_PADCTL_AUX_INPUT_RCV	,	V_93
devm_reset_control_get	,	F_29
msecs_to_jiffies	,	F_13
DPAUX_HYBRID_PADCTL	,	V_95
DP_AUX_I2C_REPLY_NACK	,	V_52
IORESOURCE_MEM	,	V_74
value	,	V_7
dev_name	,	F_36
DP_TRAINING_PATTERN_MASK	,	V_104
readl	,	F_4
DP_TRAINING_PATTERN_1	,	V_115
writel	,	F_6
DP_TRAINING_PATTERN_2	,	V_117
irqreturn_t	,	T_5
WARN_ON	,	F_16
DP_AUX_I2C_STATUS	,	V_28
container_of	,	F_2
"failed to set clock to 270 MHz: %d\n"	,	L_4
tegra_dpaux_irq	,	F_17
min_t	,	F_9
IS_ERR	,	F_25
devm_request_irq	,	F_35
