INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/ram/ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module ram_bindec
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-311] analyzing module cpuclk_cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module prgrom_bindec
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sim_1/new/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
