<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >U_RISCV_TOP|U_SPI|U_SPI_CORE|wfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_SPI|U_SPI_CORE|rfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_SPI|U_SPI_CORE</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_SPI</TD>
<TD >83</TD>
<TD >25</TD>
<TD >65</TD>
<TD >25</TD>
<TD >41</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C1|U_I2C_CORE|byte_controller|bit_controller</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C1|U_I2C_CORE|byte_controller</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C1|U_I2C_CORE</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C1</TD>
<TD >84</TD>
<TD >25</TD>
<TD >65</TD>
<TD >25</TD>
<TD >39</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C0|U_I2C_CORE|byte_controller|bit_controller</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C0|U_I2C_CORE|byte_controller</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C0|U_I2C_CORE</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_I2C0</TD>
<TD >84</TD>
<TD >25</TD>
<TD >65</TD>
<TD >25</TD>
<TD >39</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_INT_GEN</TD>
<TD >82</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >99</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_UART|BRG</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_UART|TOP|rx_fifo</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_UART|TOP|tx_fifo</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_UART|TOP</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_UART</TD>
<TD >84</TD>
<TD >7</TD>
<TD >45</TD>
<TD >7</TD>
<TD >37</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_PORT</TD>
<TD >274</TD>
<TD >2</TD>
<TD >40</TD>
<TD >2</TD>
<TD >418</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_RAMI</TD>
<TD >82</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_RAMD</TD>
<TD >82</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_SDRAM</TD>
<TD >83</TD>
<TD >3</TD>
<TD >14</TD>
<TD >3</TD>
<TD >56</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_CSR_MTIME</TD>
<TD >84</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_SLAVE_PORT</TD>
<TD >1142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[9].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[9].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[9].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[9].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[8].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[8].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[8].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[8].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[7].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[7].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[7].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[7].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[6].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[6].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[6].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[6].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[5].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[5].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[5].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[5].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[4].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[4].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[4].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[4].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[3].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[3].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[3].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[3].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[2].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[2].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[2].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[2].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[1].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[1].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[1].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[1].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[0].U_AHB_ARB|U_AHB_ARB_RB[2].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[0].U_AHB_ARB|U_AHB_ARB_RB[1].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[0].U_AHB_ARB|U_AHB_ARB_RB[0].U_AHB_ARB_RB</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT|AHB_ARB_SLAVE[0].U_AHB_ARB</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_INTERCONNECT</TD>
<TD >1238</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >905</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX|U_AHB_MASTER_PORT</TD>
<TD >347</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >342</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_AHB_MATRIX</TD>
<TD >1228</TD>
<TD >646</TD>
<TD >0</TD>
<TD >646</TD>
<TD >902</TD>
<TD >646</TD>
<TD >646</TD>
<TD >646</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_BUS_M_AHB_DBGD</TD>
<TD >114</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >154</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD</TD>
<TD >114</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >154</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI</TD>
<TD >114</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >154</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_FPU32</TD>
<TD >355</TD>
<TD >163</TD>
<TD >355</TD>
<TD >163</TD>
<TD >163</TD>
<TD >163</TD>
<TD >163</TD>
<TD >163</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_DEBUG</TD>
<TD >792</TD>
<TD >10</TD>
<TD >41</TD>
<TD >10</TD>
<TD >261</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_CSR_DBG</TD>
<TD >142</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >482</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_CSR_INT</TD>
<TD >159</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_CSR</TD>
<TD >497</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >439</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_PIPELINE</TD>
<TD >381</TD>
<TD >109</TD>
<TD >65</TD>
<TD >109</TD>
<TD >564</TD>
<TD >109</TD>
<TD >109</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_DATAPATH</TD>
<TD >492</TD>
<TD >9</TD>
<TD >55</TD>
<TD >9</TD>
<TD >358</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP|U_CPU_FETCH</TD>
<TD >111</TD>
<TD >41</TD>
<TD >40</TD>
<TD >41</TD>
<TD >146</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_CPU_TOP[0].U_CPU_TOP</TD>
<TD >454</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >199</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_DEBUG_TOP|U_DEBUG_DM</TD>
<TD >224</TD>
<TD >11</TD>
<TD >38</TD>
<TD >11</TD>
<TD >188</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_DEBUG_TOP|U_DEBUG_DTM_JTAG|U_DEBUG_CDC_DMI_RD</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_DEBUG_TOP|U_DEBUG_DTM_JTAG|U_DEBUG_CDC_DMI_WR</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_DEBUG_TOP|U_DEBUG_DTM_JTAG</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC|U_DEBUG_TOP</TD>
<TD >220</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP|U_MMRISC</TD>
<TD >409</TD>
<TD >101</TD>
<TD >1</TD>
<TD >101</TD>
<TD >280</TD>
<TD >101</TD>
<TD >101</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_RISCV_TOP</TD>
<TD >207</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >427</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|KEY_PRINTER|SHIFTER_PRT1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|KEY_PRINTER|SHIFTER_PRT0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|KEY_PRINTER|SHIFTER_KEY</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|KEY_PRINTER</TD>
<TD >227</TD>
<TD >62</TD>
<TD >199</TD>
<TD >62</TD>
<TD >97</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[7].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[7].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[7].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[7].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[6].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[6].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[6].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[6].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[5].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[5].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[5].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[5].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[4].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[4].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[4].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[4].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[3].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[3].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[3].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[3].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[2].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[2].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[2].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[2].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[1].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[1].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[1].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[1].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[0].RAM_CHIP[3].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[0].RAM_CHIP[2].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[0].RAM_CHIP[1].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM|RAM_BANK[0].RAM_CHIP[0].U_MCS4_RAM_CHIP</TD>
<TD >10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_RAM</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS|U_MCS4_ROM</TD>
<TD >111</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_SYS</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_MCS4_CPU</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_PLL|altpll_component|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >U_PLL</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
