#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd91e503190 .scope module, "Xor" "Xor" 2 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x7fd91e528f60_0 .net "Nota", 0 0, L_0x7fd91e52b0d0;  1 drivers
v0x7fd91e529080_0 .net "NotaAndb", 0 0, L_0x7fd91e527d40;  1 drivers
v0x7fd91e529110_0 .net "Notb", 0 0, L_0x7fd91e52b140;  1 drivers
o0x104e7b008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd91e529220_0 .net "a", 0 0, o0x104e7b008;  0 drivers
v0x7fd91e5292b0_0 .net "aAndNotb", 0 0, L_0x7fd91e52b340;  1 drivers
o0x104e7b158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd91e529340_0 .net "b", 0 0, o0x104e7b158;  0 drivers
v0x7fd91e5293d0_0 .net "out", 0 0, L_0x7fd91e52b850;  1 drivers
S_0x7fd91e501880 .scope module, "g1" "Not" 2 19, 2 8 0, S_0x7fd91e503190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e524960_0 .net "in", 0 0, o0x104e7b008;  alias, 0 drivers
v0x7fd91e524a40_0 .net "out", 0 0, L_0x7fd91e52b0d0;  alias, 1 drivers
S_0x7fd91e500bc0 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e501880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b0d0 .functor NAND 1, o0x104e7b008, o0x104e7b008, C4<1>, C4<1>;
v0x7fd91e504720_0 .net "a", 0 0, o0x104e7b008;  alias, 0 drivers
v0x7fd91e5247c0_0 .net "b", 0 0, o0x104e7b008;  alias, 0 drivers
v0x7fd91e524880_0 .net "out", 0 0, L_0x7fd91e52b0d0;  alias, 1 drivers
S_0x7fd91e524ad0 .scope module, "g2" "Not" 2 20, 2 8 0, S_0x7fd91e503190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e525130_0 .net "in", 0 0, o0x104e7b158;  alias, 0 drivers
v0x7fd91e525210_0 .net "out", 0 0, L_0x7fd91e52b140;  alias, 1 drivers
S_0x7fd91e524cb0 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e524ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b140 .functor NAND 1, o0x104e7b158, o0x104e7b158, C4<1>, C4<1>;
v0x7fd91e524ee0_0 .net "a", 0 0, o0x104e7b158;  alias, 0 drivers
v0x7fd91e524f90_0 .net "b", 0 0, o0x104e7b158;  alias, 0 drivers
v0x7fd91e525050_0 .net "out", 0 0, L_0x7fd91e52b140;  alias, 1 drivers
S_0x7fd91e5252a0 .scope module, "g3" "And" 2 21, 2 3 0, S_0x7fd91e503190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x7fd91e5260f0_0 .net "a", 0 0, o0x104e7b008;  alias, 0 drivers
v0x7fd91e526200_0 .net "aNandb", 0 0, L_0x7fd91e52b1b0;  1 drivers
v0x7fd91e526320_0 .net "b", 0 0, L_0x7fd91e52b140;  alias, 1 drivers
v0x7fd91e5263b0_0 .net "out", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
S_0x7fd91e5254e0 .scope module, "g1" "Nand" 2 4, 3 1 0, S_0x7fd91e5252a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b1b0 .functor NAND 1, o0x104e7b008, L_0x7fd91e52b140, C4<1>, C4<1>;
v0x7fd91e525700_0 .net "a", 0 0, o0x104e7b008;  alias, 0 drivers
v0x7fd91e525790_0 .net "b", 0 0, L_0x7fd91e52b140;  alias, 1 drivers
v0x7fd91e525870_0 .net "out", 0 0, L_0x7fd91e52b1b0;  alias, 1 drivers
S_0x7fd91e525940 .scope module, "g2" "Not" 2 5, 2 8 0, S_0x7fd91e5252a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e525fa0_0 .net "in", 0 0, L_0x7fd91e52b1b0;  alias, 1 drivers
v0x7fd91e526040_0 .net "out", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
S_0x7fd91e525b30 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e525940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b340 .functor NAND 1, L_0x7fd91e52b1b0, L_0x7fd91e52b1b0, C4<1>, C4<1>;
v0x7fd91e525d50_0 .net "a", 0 0, L_0x7fd91e52b1b0;  alias, 1 drivers
v0x7fd91e525e00_0 .net "b", 0 0, L_0x7fd91e52b1b0;  alias, 1 drivers
v0x7fd91e525ed0_0 .net "out", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
S_0x7fd91e526440 .scope module, "g4" "And" 2 22, 2 3 0, S_0x7fd91e503190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x7fd91e527260_0 .net "a", 0 0, L_0x7fd91e52b0d0;  alias, 1 drivers
v0x7fd91e5272f0_0 .net "aNandb", 0 0, L_0x7fd91e526190;  1 drivers
v0x7fd91e527410_0 .net "b", 0 0, o0x104e7b158;  alias, 0 drivers
v0x7fd91e527540_0 .net "out", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
S_0x7fd91e526640 .scope module, "g1" "Nand" 2 4, 3 1 0, S_0x7fd91e526440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e526190 .functor NAND 1, L_0x7fd91e52b0d0, o0x104e7b158, C4<1>, C4<1>;
v0x7fd91e526860_0 .net "a", 0 0, L_0x7fd91e52b0d0;  alias, 1 drivers
v0x7fd91e526940_0 .net "b", 0 0, o0x104e7b158;  alias, 0 drivers
v0x7fd91e5269e0_0 .net "out", 0 0, L_0x7fd91e526190;  alias, 1 drivers
S_0x7fd91e526ab0 .scope module, "g2" "Not" 2 5, 2 8 0, S_0x7fd91e526440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e527110_0 .net "in", 0 0, L_0x7fd91e526190;  alias, 1 drivers
v0x7fd91e5271b0_0 .net "out", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
S_0x7fd91e526ca0 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e526ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e527d40 .functor NAND 1, L_0x7fd91e526190, L_0x7fd91e526190, C4<1>, C4<1>;
v0x7fd91e526ec0_0 .net "a", 0 0, L_0x7fd91e526190;  alias, 1 drivers
v0x7fd91e526f70_0 .net "b", 0 0, L_0x7fd91e526190;  alias, 1 drivers
v0x7fd91e527040_0 .net "out", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
S_0x7fd91e5275d0 .scope module, "g5" "Or" 2 23, 2 12 0, S_0x7fd91e503190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x7fd91e528c10_0 .net "Nota", 0 0, L_0x7fd91e5274d0;  1 drivers
v0x7fd91e528cb0_0 .net "Notb", 0 0, L_0x7fd91e52b740;  1 drivers
v0x7fd91e528d50_0 .net "a", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
v0x7fd91e528de0_0 .net "b", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
v0x7fd91e528e70_0 .net "out", 0 0, L_0x7fd91e52b850;  alias, 1 drivers
S_0x7fd91e527810 .scope module, "g1" "Not" 2 13, 2 8 0, S_0x7fd91e5275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e527e60_0 .net "in", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
v0x7fd91e527f00_0 .net "out", 0 0, L_0x7fd91e5274d0;  alias, 1 drivers
S_0x7fd91e5279c0 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e527810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e5274d0 .functor NAND 1, L_0x7fd91e52b340, L_0x7fd91e52b340, C4<1>, C4<1>;
v0x7fd91e527bf0_0 .net "a", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
v0x7fd91e527c90_0 .net "b", 0 0, L_0x7fd91e52b340;  alias, 1 drivers
v0x7fd91e527db0_0 .net "out", 0 0, L_0x7fd91e5274d0;  alias, 1 drivers
S_0x7fd91e527fb0 .scope module, "g2" "Not" 2 14, 2 8 0, S_0x7fd91e5275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e528630_0 .net "in", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
v0x7fd91e5286d0_0 .net "out", 0 0, L_0x7fd91e52b740;  alias, 1 drivers
S_0x7fd91e528190 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e527fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b740 .functor NAND 1, L_0x7fd91e527d40, L_0x7fd91e527d40, C4<1>, C4<1>;
v0x7fd91e5283c0_0 .net "a", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
v0x7fd91e528460_0 .net "b", 0 0, L_0x7fd91e527d40;  alias, 1 drivers
v0x7fd91e528580_0 .net "out", 0 0, L_0x7fd91e52b740;  alias, 1 drivers
S_0x7fd91e528780 .scope module, "g3" "Nand" 2 15, 3 1 0, S_0x7fd91e5275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b850 .functor NAND 1, L_0x7fd91e5274d0, L_0x7fd91e52b740, C4<1>, C4<1>;
v0x7fd91e5289c0_0 .net "a", 0 0, L_0x7fd91e5274d0;  alias, 1 drivers
v0x7fd91e528a90_0 .net "b", 0 0, L_0x7fd91e52b740;  alias, 1 drivers
v0x7fd91e528b60_0 .net "out", 0 0, L_0x7fd91e52b850;  alias, 1 drivers
S_0x7fd91e502120 .scope module, "main" "main" 4 3;
 .timescale 0 0;
v0x7fd91e52ae10_0 .var "a", 0 0;
v0x7fd91e52af30_0 .var "b", 0 0;
v0x7fd91e52b040_0 .net "out", 0 0, L_0x7fd91e52bac0;  1 drivers
S_0x7fd91e5294a0 .scope module, "g" "Or" 4 7, 2 12 0, S_0x7fd91e502120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x7fd91e52aac0_0 .net "Nota", 0 0, L_0x7fd91e52b8c0;  1 drivers
v0x7fd91e52ab60_0 .net "Notb", 0 0, L_0x7fd91e52b9d0;  1 drivers
v0x7fd91e52ac00_0 .net "a", 0 0, v0x7fd91e52ae10_0;  1 drivers
v0x7fd91e52ac90_0 .net "b", 0 0, v0x7fd91e52af30_0;  1 drivers
v0x7fd91e52ad20_0 .net "out", 0 0, L_0x7fd91e52bac0;  alias, 1 drivers
S_0x7fd91e5296a0 .scope module, "g1" "Not" 2 13, 2 8 0, S_0x7fd91e5294a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e529cf0_0 .net "in", 0 0, v0x7fd91e52ae10_0;  alias, 1 drivers
v0x7fd91e529dd0_0 .net "out", 0 0, L_0x7fd91e52b8c0;  alias, 1 drivers
S_0x7fd91e529880 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e5296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b8c0 .functor NAND 1, v0x7fd91e52ae10_0, v0x7fd91e52ae10_0, C4<1>, C4<1>;
v0x7fd91e529aa0_0 .net "a", 0 0, v0x7fd91e52ae10_0;  alias, 1 drivers
v0x7fd91e529b50_0 .net "b", 0 0, v0x7fd91e52ae10_0;  alias, 1 drivers
v0x7fd91e529c10_0 .net "out", 0 0, L_0x7fd91e52b8c0;  alias, 1 drivers
S_0x7fd91e529e60 .scope module, "g2" "Not" 2 14, 2 8 0, S_0x7fd91e5294a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x7fd91e52a4c0_0 .net "in", 0 0, v0x7fd91e52af30_0;  alias, 1 drivers
v0x7fd91e52a5a0_0 .net "out", 0 0, L_0x7fd91e52b9d0;  alias, 1 drivers
S_0x7fd91e52a040 .scope module, "g" "Nand" 2 9, 3 1 0, S_0x7fd91e529e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52b9d0 .functor NAND 1, v0x7fd91e52af30_0, v0x7fd91e52af30_0, C4<1>, C4<1>;
v0x7fd91e52a270_0 .net "a", 0 0, v0x7fd91e52af30_0;  alias, 1 drivers
v0x7fd91e52a320_0 .net "b", 0 0, v0x7fd91e52af30_0;  alias, 1 drivers
v0x7fd91e52a3e0_0 .net "out", 0 0, L_0x7fd91e52b9d0;  alias, 1 drivers
S_0x7fd91e52a630 .scope module, "g3" "Nand" 2 15, 3 1 0, S_0x7fd91e5294a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x7fd91e52bac0 .functor NAND 1, L_0x7fd91e52b8c0, L_0x7fd91e52b9d0, C4<1>, C4<1>;
v0x7fd91e52a870_0 .net "a", 0 0, L_0x7fd91e52b8c0;  alias, 1 drivers
v0x7fd91e52a940_0 .net "b", 0 0, L_0x7fd91e52b9d0;  alias, 1 drivers
v0x7fd91e52aa10_0 .net "out", 0 0, L_0x7fd91e52bac0;  alias, 1 drivers
    .scope S_0x7fd91e502120;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd91e52ae10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fd91e502120;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd91e52af30_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd91e502120;
T_2 ;
    %vpi_call 4 10 "$display", "%4s %4s %5s\012", "a", "b", "out" {0 0 0};
    %vpi_call 4 11 "$monitor", "%4d %4d %4d", v0x7fd91e52ae10_0, v0x7fd91e52af30_0, v0x7fd91e52b040_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd91e502120;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x7fd91e52af30_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0x7fd91e52af30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd91e502120;
T_4 ;
    %delay 100, 0;
    %load/vec4 v0x7fd91e52ae10_0;
    %pushi/vec4 1, 0, 1;
    %add;
    %store/vec4 v0x7fd91e52ae10_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd91e502120;
T_5 ;
    %delay 150, 0;
    %vpi_call 4 22 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./gates.v";
    "./../00/gates.v";
    "Or_test.v";
