# gcd
## folders
  - rtl  
  - sim  
  - syn  
  - fpga  
  
## branchs
### - master brach
### - direct
### - 4 stage parellel
### - clock gating(tbd)
