

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Thu Feb 25 23:04:31 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        conv_acc
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------------+----------------+----------------+-----+
    |    Modules    | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |              |                |                |     |
    |    & Loops    | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |      DSP     |       FF       |       LUT      | URAM|
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------------+----------------+----------------+-----+
    |+ main         |     -|  -0.04|      201|  2.010e+03|         -|      202|     -|        no|     -|  4608 (5760%)|  587143 (1668%)|  863367 (4905%)|    -|
    | o Output_row  |     -|  -7.30|      199|  1.990e+03|       187|        1|    14|       yes|     -|             -|               -|               -|    -|
    +---------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------------+----------------+----------------+-----+

