#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d24bc324f0 .scope module, "Add4" "Add4" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001d24bca0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d24bc238e0_0 .net/2u *"_ivl_0", 31 0, L_000001d24bca0088;  1 drivers
o000001d24bc33d28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d24bc8c250_0 .net "in", 31 0, o000001d24bc33d28;  0 drivers
v000001d24bc8d8d0_0 .net "out", 31 0, L_000001d24bc912b0;  1 drivers
L_000001d24bc912b0 .arith/sum 32, o000001d24bc33d28, L_000001d24bca0088;
S_000001d24bbe4cf0 .scope module, "test_MIPSProcessor" "test_MIPSProcessor" 3 1;
 .timescale 0 0;
v000001d24bc91b70_0 .var "clk", 0 0;
v000001d24bc91a30_0 .net "instruction", 31 0, v000001d24bc8f200_0;  1 drivers
v000001d24bc91530_0 .var "reset", 0 0;
v000001d24bc91210_0 .net "result", 31 0, L_000001d24bc94430;  1 drivers
S_000001d24bbee810 .scope module, "uut" "MIPSProcessor" 3 10, 4 2 0, S_000001d24bbe4cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "instruction";
L_000001d24bc94430 .functor BUFZ 32, L_000001d24bc903b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d24bc8f980_0 .net "ALUOp", 1 0, v000001d24bc8c570_0;  1 drivers
v000001d24bc8f160_0 .net "ALUResult", 31 0, v000001d24bc8c7f0_0;  1 drivers
v000001d24bc8e800_0 .net "ALUSrc", 0 0, v000001d24bc8c610_0;  1 drivers
v000001d24bc8f7a0_0 .net "Branch", 0 0, v000001d24bc8d650_0;  1 drivers
v000001d24bc8f840_0 .net "MemRead", 0 0, v000001d24bc8c110_0;  1 drivers
v000001d24bc8e120_0 .net "MemToReg", 0 0, v000001d24bc8db50_0;  1 drivers
v000001d24bc8e300_0 .net "MemWrite", 0 0, v000001d24bc8d970_0;  1 drivers
v000001d24bc8ea80_0 .net "ReadData1", 31 0, L_000001d24bc0fad0;  1 drivers
v000001d24bc8e3a0_0 .net "ReadData2", 31 0, L_000001d24bc94e40;  1 drivers
v000001d24bc8e4e0_0 .net "RegDst", 0 0, v000001d24bc8d6f0_0;  1 drivers
v000001d24bc908b0_0 .net "RegWrite", 0 0, v000001d24bc8d290_0;  1 drivers
v000001d24bc90130_0 .net "Zero", 0 0, L_000001d24bc91d50;  1 drivers
v000001d24bc91170_0 .net "clk", 0 0, v000001d24bc91b70_0;  1 drivers
v000001d24bc91850_0 .net "instruction", 31 0, v000001d24bc8f200_0;  alias, 1 drivers
v000001d24bc904f0_0 .net "memoryReadData", 31 0, L_000001d24bc909f0;  1 drivers
v000001d24bc918f0_0 .net "op", 3 0, v000001d24bc8dd30_0;  1 drivers
v000001d24bc91030_0 .net "reset", 0 0, v000001d24bc91530_0;  1 drivers
v000001d24bc901d0_0 .net "result", 31 0, L_000001d24bc94430;  alias, 1 drivers
v000001d24bc910d0_0 .net "secondALUOperand", 31 0, L_000001d24bc90db0;  1 drivers
v000001d24bc91c10_0 .net "shiftedLeft2", 31 0, L_000001d24bc90e50;  1 drivers
v000001d24bc90b30_0 .net "signExtended", 31 0, L_000001d24bc90270;  1 drivers
v000001d24bc91710_0 .net "writeData", 31 0, L_000001d24bc903b0;  1 drivers
v000001d24bc91350_0 .net "writeRegister", 4 0, L_000001d24bc915d0;  1 drivers
L_000001d24bc913f0 .part v000001d24bc8f200_0, 0, 16;
L_000001d24bc91cb0 .part v000001d24bc8f200_0, 26, 6;
L_000001d24bc90810 .part v000001d24bc8f200_0, 11, 5;
L_000001d24bc91670 .part v000001d24bc8f200_0, 16, 5;
L_000001d24bc91990 .part v000001d24bc8f200_0, 21, 5;
L_000001d24bc90bd0 .part v000001d24bc8f200_0, 16, 5;
L_000001d24bc91ad0 .part v000001d24bc8f200_0, 0, 6;
S_000001d24bbee9a0 .scope module, "ALUControl" "ALUControl" 4 59, 5 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "op";
v000001d24bc8dbf0_0 .net "ALUOp", 1 0, v000001d24bc8c570_0;  alias, 1 drivers
v000001d24bc8da10_0 .net "funct", 5 0, L_000001d24bc91ad0;  1 drivers
v000001d24bc8dd30_0 .var "op", 3 0;
E_000001d24bc2ca40 .event anyedge, v000001d24bc8dbf0_0, v000001d24bc8da10_0;
S_000001d24bbeb5f0 .scope module, "ShiftLeft2" "ShiftLeft2" 4 80, 6 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001d24bc8d1f0_0 .net *"_ivl_2", 29 0, L_000001d24bc91f30;  1 drivers
L_000001d24bca0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d24bc8c2f0_0 .net *"_ivl_4", 1 0, L_000001d24bca0280;  1 drivers
v000001d24bc8d470_0 .net "in", 31 0, L_000001d24bc90270;  alias, 1 drivers
v000001d24bc8d330_0 .net "out", 31 0, L_000001d24bc90e50;  alias, 1 drivers
L_000001d24bc91f30 .part L_000001d24bc90270, 0, 30;
L_000001d24bc90e50 .concat [ 2 30 0 0], L_000001d24bca0280, L_000001d24bc91f30;
S_000001d24bbeb780 .scope module, "SignExtend" "SignExtend" 4 25, 7 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001d24bc8c750_0 .net *"_ivl_1", 0 0, L_000001d24bc90630;  1 drivers
v000001d24bc8dab0_0 .net *"_ivl_2", 15 0, L_000001d24bc90770;  1 drivers
v000001d24bc8c070_0 .net "in", 15 0, L_000001d24bc913f0;  1 drivers
v000001d24bc8ce30_0 .net "out", 31 0, L_000001d24bc90270;  alias, 1 drivers
L_000001d24bc90630 .part L_000001d24bc913f0, 15, 1;
LS_000001d24bc90770_0_0 .concat [ 1 1 1 1], L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630;
LS_000001d24bc90770_0_4 .concat [ 1 1 1 1], L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630;
LS_000001d24bc90770_0_8 .concat [ 1 1 1 1], L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630;
LS_000001d24bc90770_0_12 .concat [ 1 1 1 1], L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630, L_000001d24bc90630;
L_000001d24bc90770 .concat [ 4 4 4 4], LS_000001d24bc90770_0_0, LS_000001d24bc90770_0_4, LS_000001d24bc90770_0_8, LS_000001d24bc90770_0_12;
L_000001d24bc90270 .concat [ 16 16 0 0], L_000001d24bc913f0, L_000001d24bc90770;
S_000001d24bbef5a0 .scope module, "alu" "ALU" 4 72, 8 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d24bc8c890_0 .net "A", 31 0, L_000001d24bc0fad0;  alias, 1 drivers
v000001d24bc8de70_0 .net "ALUOperation", 3 0, v000001d24bc8dd30_0;  alias, 1 drivers
v000001d24bc8c7f0_0 .var "ALUResult", 31 0;
v000001d24bc8ddd0_0 .net "B", 31 0, L_000001d24bc90db0;  alias, 1 drivers
v000001d24bc8c930_0 .net "Zero", 0 0, L_000001d24bc91d50;  alias, 1 drivers
L_000001d24bca01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d24bc8d3d0_0 .net/2u *"_ivl_0", 31 0, L_000001d24bca01a8;  1 drivers
v000001d24bc8d5b0_0 .net *"_ivl_2", 0 0, L_000001d24bc90310;  1 drivers
L_000001d24bca01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d24bc8cbb0_0 .net/2u *"_ivl_4", 0 0, L_000001d24bca01f0;  1 drivers
L_000001d24bca0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d24bc8cb10_0 .net/2u *"_ivl_6", 0 0, L_000001d24bca0238;  1 drivers
E_000001d24bc2cc80 .event anyedge, v000001d24bc8dd30_0, v000001d24bc8c890_0, v000001d24bc8ddd0_0;
L_000001d24bc90310 .cmp/eq 32, v000001d24bc8c7f0_0, L_000001d24bca01a8;
L_000001d24bc91d50 .functor MUXZ 1, L_000001d24bca0238, L_000001d24bca01f0, L_000001d24bc90310, C4<>;
S_000001d24bbef730 .scope module, "control_unit" "ControlUnit" 4 30, 9 2 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001d24bc8c570_0 .var "ALUOp", 1 0;
v000001d24bc8c610_0 .var "ALUSrc", 0 0;
v000001d24bc8d650_0 .var "Branch", 0 0;
v000001d24bc8c110_0 .var "MemRead", 0 0;
v000001d24bc8db50_0 .var "MemToReg", 0 0;
v000001d24bc8d970_0 .var "MemWrite", 0 0;
v000001d24bc8d6f0_0 .var "RegDst", 0 0;
v000001d24bc8d290_0 .var "RegWrite", 0 0;
v000001d24bc8ced0_0 .net "opcode", 5 0, L_000001d24bc91cb0;  1 drivers
E_000001d24bc2d3c0 .event anyedge, v000001d24bc8ced0_0;
S_000001d24bbea530 .scope module, "dataMemory" "DataMemory" 4 85, 10 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v000001d24bc8dc90_0 .net "MemRead", 0 0, v000001d24bc8c110_0;  alias, 1 drivers
v000001d24bc8ca70_0 .net "MemWrite", 0 0, v000001d24bc8d970_0;  alias, 1 drivers
v000001d24bc8c390_0 .net *"_ivl_0", 31 0, L_000001d24bc90f90;  1 drivers
v000001d24bc8d790_0 .net *"_ivl_3", 7 0, L_000001d24bc90090;  1 drivers
v000001d24bc8d830_0 .net *"_ivl_4", 9 0, L_000001d24bc90590;  1 drivers
L_000001d24bca02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d24bc8d510_0 .net *"_ivl_7", 1 0, L_000001d24bca02c8;  1 drivers
L_000001d24bca0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d24bc8c1b0_0 .net/2u *"_ivl_8", 31 0, L_000001d24bca0310;  1 drivers
v000001d24bc8c9d0_0 .net "address", 31 0, v000001d24bc8c7f0_0;  alias, 1 drivers
v000001d24bc8c4d0_0 .net "clk", 0 0, v000001d24bc91b70_0;  alias, 1 drivers
v000001d24bc8d150_0 .var/i "i", 31 0;
v000001d24bc8cc50 .array "memory", 0 255, 31 0;
v000001d24bc8d0b0_0 .net "readData", 31 0, L_000001d24bc909f0;  alias, 1 drivers
v000001d24bc8c430_0 .net "writeData", 31 0, L_000001d24bc94e40;  alias, 1 drivers
E_000001d24bc2ce80 .event posedge, v000001d24bc8c4d0_0;
L_000001d24bc90f90 .array/port v000001d24bc8cc50, L_000001d24bc90590;
L_000001d24bc90090 .part v000001d24bc8c7f0_0, 2, 8;
L_000001d24bc90590 .concat [ 8 2 0 0], L_000001d24bc90090, L_000001d24bca02c8;
L_000001d24bc909f0 .functor MUXZ 32, L_000001d24bca0310, L_000001d24bc90f90, v000001d24bc8c110_0, C4<>;
S_000001d24bbea6c0 .scope module, "fetch_unit" "FetchUnit" 4 16, 11 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 32 "offset";
    .port_info 5 /OUTPUT 32 "instrucao";
v000001d24bc8fe80_0 .net "Branch", 0 0, v000001d24bc8d650_0;  alias, 1 drivers
v000001d24bc8fa20_0 .var "PC", 31 0;
v000001d24bc8f520_0 .net "clk", 0 0, v000001d24bc91b70_0;  alias, 1 drivers
v000001d24bc8f200_0 .var "instrucao", 31 0;
v000001d24bc8f2a0_0 .net "instrucao_memoria", 31 0, L_000001d24bc0f910;  1 drivers
v000001d24bc8e260_0 .var "nextPC", 31 0;
v000001d24bc8fde0_0 .net "offset", 31 0, L_000001d24bc90e50;  alias, 1 drivers
v000001d24bc8ef80_0 .net "reset", 0 0, v000001d24bc91530_0;  alias, 1 drivers
v000001d24bc8f340_0 .net "zero", 0 0, L_000001d24bc91d50;  alias, 1 drivers
E_000001d24bc2cec0 .event anyedge, v000001d24bc8d650_0, v000001d24bc8c930_0, v000001d24bc8d010_0, v000001d24bc8d330_0;
E_000001d24bc2d800 .event posedge, v000001d24bc8ef80_0, v000001d24bc8c4d0_0;
S_000001d24bbf4f60 .scope module, "memoria_instrucoes" "MemoriaDeInstrucoes" 11 15, 12 1 0, S_000001d24bbea6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_000001d24bc0f910 .functor BUFZ 32, L_000001d24bc91df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d24bc8df10_0 .net *"_ivl_0", 31 0, L_000001d24bc91df0;  1 drivers
v000001d24bc8ccf0_0 .net *"_ivl_3", 7 0, L_000001d24bc91490;  1 drivers
v000001d24bc8cd90_0 .net *"_ivl_4", 9 0, L_000001d24bc90ef0;  1 drivers
L_000001d24bca00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d24bc8cf70_0 .net *"_ivl_7", 1 0, L_000001d24bca00d0;  1 drivers
v000001d24bc8d010_0 .net "addr", 31 0, v000001d24bc8fa20_0;  1 drivers
v000001d24bc8fca0_0 .var/i "i", 31 0;
v000001d24bc8e580_0 .net "instrucao", 31 0, L_000001d24bc0f910;  alias, 1 drivers
v000001d24bc8eda0 .array "memoria", 0 255, 31 0;
L_000001d24bc91df0 .array/port v000001d24bc8eda0, L_000001d24bc90ef0;
L_000001d24bc91490 .part v000001d24bc8fa20_0, 2, 8;
L_000001d24bc90ef0 .concat [ 8 2 0 0], L_000001d24bc91490, L_000001d24bca00d0;
S_000001d24bbf50f0 .scope module, "muxALU" "mux2x1_2" 4 65, 13 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "signExtended";
    .port_info 1 /INPUT 32 "dataRegister2";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "out";
v000001d24bc8ec60_0 .net "ALUSrc", 0 0, v000001d24bc8c610_0;  alias, 1 drivers
v000001d24bc8e940_0 .net "dataRegister2", 31 0, L_000001d24bc94e40;  alias, 1 drivers
v000001d24bc8e620_0 .net "out", 31 0, L_000001d24bc90db0;  alias, 1 drivers
v000001d24bc8e760_0 .net "signExtended", 31 0, L_000001d24bc90270;  alias, 1 drivers
L_000001d24bc90db0 .functor MUXZ 32, L_000001d24bc94e40, L_000001d24bc90270, v000001d24bc8c610_0, C4<>;
S_000001d24bbfd670 .scope module, "muxMemToReg" "mux2x1" 4 94, 14 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "dataMemory";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /OUTPUT 32 "out";
v000001d24bc8fd40_0 .net "ALUResult", 31 0, v000001d24bc8c7f0_0;  alias, 1 drivers
v000001d24bc8e1c0_0 .net "MemToReg", 0 0, v000001d24bc8db50_0;  alias, 1 drivers
v000001d24bc8e6c0_0 .net "dataMemory", 31 0, L_000001d24bc909f0;  alias, 1 drivers
v000001d24bc8fac0_0 .net "out", 31 0, L_000001d24bc903b0;  alias, 1 drivers
L_000001d24bc903b0 .functor MUXZ 32, v000001d24bc8c7f0_0, L_000001d24bc909f0, v000001d24bc8db50_0, C4<>;
S_000001d24bbfd800 .scope module, "muxWriteRegister" "mux2x1_1" 4 42, 15 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rdField";
    .port_info 1 /INPUT 5 "rtField";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "out";
v000001d24bc8e9e0_0 .net "RegDst", 0 0, v000001d24bc8d6f0_0;  alias, 1 drivers
v000001d24bc8f8e0_0 .net "out", 4 0, L_000001d24bc915d0;  alias, 1 drivers
v000001d24bc8f020_0 .net "rdField", 4 0, L_000001d24bc90810;  1 drivers
v000001d24bc8eb20_0 .net "rtField", 4 0, L_000001d24bc91670;  1 drivers
L_000001d24bc915d0 .functor MUXZ 5, L_000001d24bc91670, L_000001d24bc90810, v000001d24bc8d6f0_0, C4<>;
S_000001d24bb9e600 .scope module, "registers" "Registradores" 4 49, 16 1 0, S_000001d24bbee810;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadRegister1";
    .port_info 1 /INPUT 5 "ReadRegister2";
    .port_info 2 /INPUT 5 "WriteRegister";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_000001d24bc0fad0 .functor BUFZ 32, L_000001d24bc917b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d24bc94e40 .functor BUFZ 32, L_000001d24bc90950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d24bc8f3e0_0 .net "ReadData1", 31 0, L_000001d24bc0fad0;  alias, 1 drivers
v000001d24bc8e080_0 .net "ReadData2", 31 0, L_000001d24bc94e40;  alias, 1 drivers
v000001d24bc8ed00_0 .net "ReadRegister1", 4 0, L_000001d24bc91990;  1 drivers
v000001d24bc8fb60_0 .net "ReadRegister2", 4 0, L_000001d24bc90bd0;  1 drivers
v000001d24bc8ee40_0 .net "RegWrite", 0 0, v000001d24bc8d290_0;  alias, 1 drivers
v000001d24bc8f0c0_0 .net "WriteData", 31 0, L_000001d24bc903b0;  alias, 1 drivers
v000001d24bc8e8a0_0 .net "WriteRegister", 4 0, L_000001d24bc915d0;  alias, 1 drivers
v000001d24bc8f700_0 .net *"_ivl_0", 31 0, L_000001d24bc917b0;  1 drivers
v000001d24bc8fc00_0 .net *"_ivl_10", 6 0, L_000001d24bc91e90;  1 drivers
L_000001d24bca0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d24bc8f480_0 .net *"_ivl_13", 1 0, L_000001d24bca0160;  1 drivers
v000001d24bc8ebc0_0 .net *"_ivl_2", 6 0, L_000001d24bc90a90;  1 drivers
L_000001d24bca0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d24bc8eee0_0 .net *"_ivl_5", 1 0, L_000001d24bca0118;  1 drivers
v000001d24bc8ff20_0 .net *"_ivl_8", 31 0, L_000001d24bc90950;  1 drivers
o000001d24bc35168 .functor BUFZ 1, C4<z>; HiZ drive
v000001d24bc8e440_0 .net "clk", 0 0, o000001d24bc35168;  0 drivers
v000001d24bc8f5c0_0 .var/i "i", 31 0;
v000001d24bc8f660 .array "registers", 0 31, 31 0;
E_000001d24bc2d440 .event posedge, v000001d24bc8e440_0;
L_000001d24bc917b0 .array/port v000001d24bc8f660, L_000001d24bc90a90;
L_000001d24bc90a90 .concat [ 5 2 0 0], L_000001d24bc91990, L_000001d24bca0118;
L_000001d24bc90950 .array/port v000001d24bc8f660, L_000001d24bc91e90;
L_000001d24bc91e90 .concat [ 5 2 0 0], L_000001d24bc90bd0, L_000001d24bca0160;
    .scope S_000001d24bbf4f60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d24bc8fca0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d24bc8fca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d24bc8fca0_0;
    %store/vec4a v000001d24bc8eda0, 4, 0;
    %load/vec4 v000001d24bc8fca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d24bc8fca0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 12 15 "$readmemb", "instrucoes.bin", v000001d24bc8eda0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d24bbea6c0;
T_1 ;
    %wait E_000001d24bc2d800;
    %load/vec4 v000001d24bc8ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d24bc8fa20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d24bc8e260_0;
    %assign/vec4 v000001d24bc8fa20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d24bbea6c0;
T_2 ;
    %wait E_000001d24bc2cec0;
    %load/vec4 v000001d24bc8fe80_0;
    %load/vec4 v000001d24bc8f340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000001d24bc8fa20_0;
    %addi 4, 0, 32;
    %load/vec4 v000001d24bc8fde0_0;
    %add;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000001d24bc8fa20_0;
    %addi 4, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001d24bc8e260_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d24bbea6c0;
T_3 ;
    %wait E_000001d24bc2ce80;
    %load/vec4 v000001d24bc8f2a0_0;
    %assign/vec4 v000001d24bc8f200_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d24bbef730;
T_4 ;
    %wait E_000001d24bc2d3c0;
    %load/vec4 v000001d24bc8ced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d24bc8c570_0, 0, 2;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8d6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d650_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d24bc8c570_0, 0, 2;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8c610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8d290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d24bc8c570_0, 0, 2;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8d970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d24bc8c570_0, 0, 2;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc8d970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc8d650_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d24bc8c570_0, 0, 2;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d24bb9e600;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d24bc8f5c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d24bc8f5c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d24bc8f5c0_0;
    %store/vec4a v000001d24bc8f660, 4, 0;
    %load/vec4 v000001d24bc8f5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d24bc8f5c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d24bc8f660, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d24bc8f660, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d24bc8f660, 4, 0;
    %end;
    .thread T_5;
    .scope S_000001d24bb9e600;
T_6 ;
    %wait E_000001d24bc2d440;
    %load/vec4 v000001d24bc8ee40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001d24bc8e8a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d24bc8f0c0_0;
    %load/vec4 v000001d24bc8e8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d24bc8f660, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d24bbee9a0;
T_7 ;
    %wait E_000001d24bc2ca40;
    %load/vec4 v000001d24bc8dbf0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d24bc8dbf0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001d24bc8dbf0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001d24bc8da10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d24bc8dd30_0, 0, 4;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d24bbef5a0;
T_8 ;
    %wait E_000001d24bc2cc80;
    %load/vec4 v000001d24bc8de70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %and;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %or;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %add;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %sub;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000001d24bc8c890_0;
    %load/vec4 v000001d24bc8ddd0_0;
    %or;
    %inv;
    %store/vec4 v000001d24bc8c7f0_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d24bbea530;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d24bc8d150_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d24bc8d150_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d24bc8d150_0;
    %store/vec4a v000001d24bc8cc50, 4, 0;
    %load/vec4 v000001d24bc8d150_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d24bc8d150_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d24bbea530;
T_10 ;
    %wait E_000001d24bc2ce80;
    %load/vec4 v000001d24bc8ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001d24bc8c430_0;
    %load/vec4 v000001d24bc8c9d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001d24bc8cc50, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d24bbe4cf0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v000001d24bc91b70_0;
    %inv;
    %store/vec4 v000001d24bc91b70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d24bbe4cf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc91b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc91530_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d24bc91530_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d24bc91530_0, 0, 1;
    %delay 135, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001d24bbe4cf0;
T_13 ;
    %wait E_000001d24bc2ce80;
    %vpi_call 3 36 "$display", "Start Testbench" {0 0 0};
    %vpi_call 3 37 "$monitor", "clk=%b, reset=%b, instrucao=%h, result=%h", v000001d24bc91b70_0, v000001d24bc91530_0, v000001d24bc91a30_0, v000001d24bc91210_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_000001d24bbe4cf0;
T_14 ;
    %vpi_call 3 43 "$dumpfile", "processor_cycle.vcd" {0 0 0};
    %vpi_call 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d24bbe4cf0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "Add4.v";
    "test_MIPSProcessor.v";
    "MIPSProcessor.v";
    "ALUControl.v";
    "ShiftLeft2.v";
    "SignalExtend.v";
    "ALU.v";
    "ControlUnit.v";
    "DataMemory.v";
    "FetchUnit.v";
    "MemoriaDeInstrucoes.v";
    "mux2x1_2.v";
    "mux2x1.v";
    "mux2x1_1.v";
    "Registradores.v";
