{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736873984481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736873984481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 13:59:43 2025 " "Processing started: Tue Jan 14 13:59:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736873984481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736873984481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp2_ativ2 -c circuito_exp2_desafio " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp2_ativ2 -c circuito_exp2_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736873984481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736873990051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736873990051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874031154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874031154 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "circuito_exp2_desafio.v(61) " "Verilog HDL Module Instantiation warning at circuito_exp2_desafio.v(61): ignored dangling comma in List of Port Connections" {  } { { "circuito_exp2_desafio.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/circuito_exp2_desafio.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1736874031198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp2_desafio.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp2_desafio.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp2_desafio " "Found entity 1: circuito_exp2_desafio" {  } { { "circuito_exp2_desafio.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/circuito_exp2_desafio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874031205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874031205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874031246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874031246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874031266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874031266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp2_desafio " "Elaborating entity \"circuito_exp2_desafio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736874031419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"contador_163:contador\"" {  } { { "circuito_exp2_desafio.v" "contador" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/circuito_exp2_desafio.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736874031479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"comparador_85:comparador\"" {  } { { "circuito_exp2_desafio.v" "comparador" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/circuito_exp2_desafio.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736874031499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "circuito_exp2_desafio.v" "HEX0" { Text "C:/Users/claud/OneDrive/Documentos/labdig/e2/circuito_exp2_desafio.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736874031514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736874033047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736874034475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736874034475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736874034904 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736874034904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736874034904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736874034904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874034945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 14:00:34 2025 " "Processing ended: Tue Jan 14 14:00:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874034945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874034945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874034945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874034945 ""}
