# Sun Feb  7 02:16:59 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt 
Printing clock  summary report in "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found instance config_sccb_0.coresccb_0.sub_addr_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found instance config_sccb_0.coresccb_0.rw_saved with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found instance config_sccb_0.coresccb_0.ip_addr_saved[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found instance config_sccb_0.coresccb_0.data_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found instance config_sccb_0.coresccb_0.data_in_saved[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31  set on top level netlist sccb_design

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
******************

          Start                                                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                                      
0 -       clock_divider_10000000s_10000s_499s_249s|mid_pulse_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     62   
                                                                                                                                                      
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                         100.0 MHz     10.000        inferred     Inferred_clkgroup_0     23   
                                                                                                                                                      
0 -       clock_divider_10000000s_10000s_499s_249s|sccb_clk_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_2     2    
======================================================================================================================================================



Clock Load Summary
***********************

                                                                      Clock     Source                                           Clock Pin                                Non-clock Pin                               Non-clock Pin                             
Clock                                                                 Load      Pin                                              Seq Example                              Seq Example                                 Comb Example                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                0         -                                                -                                        -                                           -                                         
                                                                                                                                                                                                                                                                
clock_divider_10000000s_10000s_499s_249s|mid_pulse_inferred_clock     62        config_sccb_0.sccb_clk_0.mid_pulse.Q[0](dff)     config_sccb_0.coresccb_0.siod_o_en.C     config_sccb_0.state[4:0].I[0]               config_sccb_0.sub_addr_0_sqmuxa.I[0](and) 
                                                                                                                                                                                                                                                                
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                         23        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)            config_sccb_0.state[4:0].C               -                                           FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)      
                                                                                                                                                                                                                                                                
clock_divider_10000000s_10000s_499s_249s|sccb_clk_inferred_clock      2         config_sccb_0.sccb_clk_0.sccb_clk.Q[0](dffe)     config_sccb_0.coresccb_0.sioc_en.C       config_sccb_0.sccb_clk_0.mid_pulse.D[0]     config_sccb_0.coresccb_0.un1_clk.I[0](inv)
================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 23 sequential elements including config_sccb_0.sccb_clk_0.count[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":71:0:71:5|Found inferred clock clock_divider_10000000s_10000s_499s_249s|mid_pulse_inferred_clock which controls 62 sequential elements including config_sccb_0.coresccb_0.state[19:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|Found inferred clock clock_divider_10000000s_10000s_499s_249s|sccb_clk_inferred_clock which controls 2 sequential elements including config_sccb_0.sccb_clk_0.mid_pulse. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\sccb_design.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[19:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 00000000000000000000
   00000001 -> 00000000000000000011
   00000010 -> 00000000000000000101
   00000011 -> 00000000000000001001
   00000100 -> 00000000000000010001
   00000101 -> 00000000000000100001
   00000110 -> 00000000000001000001
   00000111 -> 00000000000010000001
   00001000 -> 00000000000100000001
   00001001 -> 00000000001000000001
   00001010 -> 00000000010000000001
   00001011 -> 00000000100000000001
   00001100 -> 00000001000000000001
   00001101 -> 00000010000000000001
   00001110 -> 00000100000000000001
   00001111 -> 00001000000000000001
   00010000 -> 00010000000000000001
   00010001 -> 00100000000000000001
   00010010 -> 01000000000000000001
   00010011 -> 10000000000000000001
Encoding state machine state[4:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb  7 02:16:59 2021

###########################################################]
