##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for I2C_1_IntClock
		4.4::Critical Path Report for Rpi_sclk(0)/fb
		4.5::Critical Path Report for SPIM_1_IntClock
		4.6::Critical Path Report for SPIM_SigGen_IntClock
		4.7::Critical Path Report for SPIS_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:F)
		5.4::Critical Path Report for (I2C_1_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
		5.6::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.7::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.8::Critical Path Report for (SPIM_SigGen_IntClock:R vs. SPIM_SigGen_IntClock:R)
		5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.10::Critical Path Report for (Rpi_sclk(0)/fb:R vs. Rpi_sclk(0)/fb:F)
		5.11::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:F)
		5.12::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1               | Frequency: 85.73 MHz  | Target: 0.01 MHz   | 
Clock: Clock_1(routed)       | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK             | Frequency: 75.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_1_IntClock        | Frequency: 34.39 MHz  | Target: 6.00 MHz   | 
Clock: Rpi_sclk(0)/fb        | Frequency: 43.55 MHz  | Target: 12.00 MHz  | 
Clock: SPIM_1_IntClock       | Frequency: 49.36 MHz  | Target: 2.00 MHz   | 
Clock: SPIM_SigGen_IntClock  | Frequency: 40.00 MHz  | Target: 2.00 MHz   | 
Clock: SPIS_IntClock         | Frequency: 73.04 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               1e+008           99988336    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             I2C_1_IntClock        41666.7          29494       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Rpi_sclk(0)/fb        41666.7          39392       41666.7          31590       N/A              N/A         N/A              N/A         
I2C_1_IntClock        CyBUS_CLK             41666.7          28414       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_1_IntClock        I2C_1_IntClock        166667           137589      N/A              N/A         N/A              N/A         N/A              N/A         
Rpi_sclk(0)/fb        Rpi_sclk(0)/fb        N/A              N/A         41666.7          30186       83333.3          67440       41666.7          30254       
SPIM_1_IntClock       SPIM_1_IntClock       500000           479740      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_SigGen_IntClock  SPIM_SigGen_IntClock  500000           475002      N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock         SPIS_IntClock         500000           486309      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase   
-------------  ------------  -----------------  
MISO_1(0)_PAD  14813         SPIM_1_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase        
---------------------  ------------  ----------------------  
MOSI_1(0)_PAD          24190         SPIM_1_IntClock:R       
MOSI_2(0)_PAD          23887         SPIM_SigGen_IntClock:R  
Pin_1(0)_PAD           25702         CyBUS_CLK:R             
Rpi_miso(0)_PAD        47274         Rpi_sclk(0)/fb:F        
Rpi_miso(0)_PAD        34953         CyBUS_CLK:R             
SCLK_1(0)_PAD          24624         SPIM_1_IntClock:R       
SCLK_2(0)_PAD          26403         SPIM_SigGen_IntClock:R  
SCL_2(0)_PAD:out       12470         CyBUS_CLK:R             
SDA_2(0)_PAD:out       24205         I2C_1_IntClock:R        
cs_1a(0)_PAD           32706         SPIM_1_IntClock:R       
cs_1a(0)_PAD           30290         CyBUS_CLK:R             
cs_1b(0)_PAD           32071         CyBUS_CLK:R             
cs_1b(0)_PAD           31257         SPIM_1_IntClock:R       
cs_1c(0)_PAD           33508         CyBUS_CLK:R             
cs_1c(0)_PAD           32693         SPIM_1_IntClock:R       
cs_2a(0)_PAD           32620         CyBUS_CLK:R             
cs_2a(0)_PAD           32276         SPIM_SigGen_IntClock:R  
cs_2b(0)_PAD           32573         CyBUS_CLK:R             
cs_2b(0)_PAD           32230         SPIM_SigGen_IntClock:R  
cs_2c(0)_PAD           31337         CyBUS_CLK:R             
cs_2c(0)_PAD           30994         SPIM_SigGen_IntClock:R  
en_level_shift(0)_PAD  26249         CyBUS_CLK:R             
enable_battery(0)_PAD  25100         CyBUS_CLK:R             
rpi_inta(0)_PAD        26314         CyBUS_CLK:R             
rpi_intb(0)_PAD        25306         CyBUS_CLK:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 85.73 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99988336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell43     1250   1250  99988336  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4354   5604  99988336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 28414p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell68   1250   1250  28414  RISE       1
SCL_2(0)/pin_input   iocell18      6645   7895  28414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_1_IntClock
********************************************
Clock: I2C_1_IntClock
Frequency: 34.39 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23068
-------------------------------------   ----- 
End-of-path arrival time (ps)           23068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell51     1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell21     8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  13438  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     2621  16059  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19409  137589  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   3659  23068  137589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Rpi_sclk(0)/fb
********************************************
Clock: Rpi_sclk(0)/fb
Frequency: 43.55 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 30186p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9761
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               49457

Launch Clock Arrival Time                      0
+ Clock path delay                      9758
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           19271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell46      7091   9758  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell46     1250  11008  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2308  13316  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  16666  30186  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   2605  19271  30186  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1


===================================================================== 
4.5::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 49.36 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 479740p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17410
-------------------------------------   ----- 
End-of-path arrival time (ps)           17410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell2      4840   6780  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  10130  479740  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   7280  17410  479740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIM_SigGen_IntClock
**************************************************
Clock: SPIM_SigGen_IntClock
Frequency: 40.00 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 475002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell74     1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8  17738  18988  475002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 73.04 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_buf_overrun_fin\/q
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 486309p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:mosi_buf_overrun_fin\/q  macrocell45    1250   1250  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_1   macrocell12    2287   3537  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q        macrocell12    3350   6887  486309  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5       statusicell4   6304  13191  486309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell4        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 29494p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                       iocell17      3163   3163  29494  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell55   5499   8662  29494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_mosi(0)/fb
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 39392p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#2 vs. Rpi_sclk(0)/fb:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          47915

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_mosi(0)/in_clock                                        iocell15            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_mosi(0)/fb                iocell15      2515   2515  39392  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell46   6008   8523  39392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell46      7091   9758  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Rpi_sclk(0)/fb:F)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 31590p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  31590  RISE       1
Net_2193/main_0                    macrocell18     6163   8932  31590  RISE       1
Net_2193/q                         macrocell18     3350  12282  31590  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2  datapathcell4   3072  15354  31590  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   7091  51425  FALL       1


5.4::Critical Path Report for (I2C_1_IntClock:R vs. CyBUS_CLK:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 28414p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell68   1250   1250  28414  RISE       1
SCL_2(0)/pin_input   iocell18      6645   7895  28414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1


5.5::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23068
-------------------------------------   ----- 
End-of-path arrival time (ps)           23068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell51     1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell21     8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  13438  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     2621  16059  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19409  137589  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   3659  23068  137589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 479740p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17410
-------------------------------------   ----- 
End-of-path arrival time (ps)           17410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell2      4840   6780  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  10130  479740  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   7280  17410  479740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1


5.7::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_buf_overrun_fin\/q
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 486309p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:mosi_buf_overrun_fin\/q  macrocell45    1250   1250  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_1   macrocell12    2287   3537  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q        macrocell12    3350   6887  486309  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5       statusicell4   6304  13191  486309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell4        0      0  RISE       1


5.8::Critical Path Report for (SPIM_SigGen_IntClock:R vs. SPIM_SigGen_IntClock:R)
*********************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 475002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell74     1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8  17738  18988  475002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1


5.9::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99988336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell43     1250   1250  99988336  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4354   5604  99988336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (Rpi_sclk(0)/fb:R vs. Rpi_sclk(0)/fb:F)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 30186p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9761
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               49457

Launch Clock Arrival Time                      0
+ Clock path delay                      9758
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           19271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell46      7091   9758  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell46     1250  11008  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2308  13316  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  16666  30186  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   2605  19271  30186  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1


5.11::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:F)
**********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 67440p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9758
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               130278

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11413
-------------------------------------   ----- 
End-of-path arrival time (ps)           62838
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3    count7cell      1940  53365  67440  RISE       1
\SPIS:BSPIS:tx_load\/main_0        macrocell10     2818  56183  67440  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  59533  67440  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0  datapathcell4   3305  62838  67440  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   7091  51425  FALL       1


5.12::Critical Path Report for (Rpi_sclk(0)/fb:F vs. Rpi_sclk(0)/fb:R)
**********************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 30254p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            9758
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               93091

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11413
-------------------------------------   ----- 
End-of-path arrival time (ps)           62838
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  53365  30254  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell10     2818  56183  30254  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  59533  30254  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/f1_load  datapathcell4   3305  62838  30254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u1\/clock                               datapathcell4    7091   9758  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : SCL_2(0)/pin_input
Capture Clock  : SCL_2(0)/out_clock
Path slack     : 28414p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -5358
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36309

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
\I2C_1:Net_643_3\/q  macrocell68   1250   1250  28414  RISE       1
SCL_2(0)/pin_input   iocell18      6645   7895  28414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/out_clock                                          iocell18            0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 29494p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                       iocell17      3163   3163  29494  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell55   5499   8662  29494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 30186p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9761
+ Cycle adjust (Rpi_sclk(0)/fb:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                                 -1970
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               49457

Launch Clock Arrival Time                      0
+ Clock path delay                      9758
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           19271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell46      7091   9758  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q           macrocell46     1250  11008  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_5    macrocell17     2308  13316  30186  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q         macrocell17     3350  16666  30186  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/route_si  datapathcell3   2605  19271  30186  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 30254p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            9758
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               93091

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11413
-------------------------------------   ----- 
End-of-path arrival time (ps)           62838
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  53365  30254  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell10     2818  56183  30254  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  59533  30254  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/f1_load  datapathcell4   3305  62838  30254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u1\/clock                               datapathcell4    7091   9758  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 30267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            9761
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:R#2)   83333
- Setup time                                                     0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               93094

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           62827
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  53365  30254  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell10     2818  56183  30254  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell10     3350  59533  30254  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/f1_load  datapathcell3   3294  62827  30267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:sR16:Dp:u0\/clock                               datapathcell3    7094   9761  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                         iocell17      3163   3163  29494  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell47   4634   7797  30359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 30861p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell18            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell18      2685   2685  30861  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell57   4611   7296  30861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30861p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell18            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                         iocell18      2685   2685  30861  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_0  macrocell67   4611   7296  30861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 31590p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  31590  RISE       1
Net_2193/main_0                    macrocell18     6163   8932  31590  RISE       1
Net_2193/q                         macrocell18     3350  12282  31590  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_2  datapathcell4   3072  15354  31590  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   7091  51425  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 31705p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       9761
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4480
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          46947

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15243
-------------------------------------   ----- 
End-of-path arrival time (ps)           15243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                       iocell13        2769   2769  31590  RISE       1
Net_2193/main_0                    macrocell18     6163   8932  31590  RISE       1
Net_2193/q                         macrocell18     3350  12282  31590  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/cs_addr_2  datapathcell3   2960  15243  31705  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:BitCounter\/enable
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 32001p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Setup time                                            -4060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          47365

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15364
-------------------------------------   ----- 
End-of-path arrival time (ps)           15364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                    iocell13      2769   2769  31590  RISE       1
Net_2193/main_0                 macrocell18   6163   8932  31590  RISE       1
Net_2193/q                      macrocell18   3350  12282  31590  RISE       1
\SPIS:BSPIS:BitCounter\/enable  count7cell    3082  15364  32001  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_mosi(0)/fb
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 39392p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#2 vs. Rpi_sclk(0)/fb:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          47915

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_mosi(0)/in_clock                                        iocell15            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_mosi(0)/fb                iocell15      2515   2515  39392  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell46   6008   8523  39392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_sclk(0)/in_clock                                        iocell14            0      0  RISE       1
Rpi_sclk(0)/fb                                              iocell14         2667   2667  
Rpi_sclk(0)/fb (TOTAL_ADJUSTMENTS)                          iocell14            0   2667  RISE       1
--Rpi_sclk(0)/fb (Clock Phase Adjustment Delay)             iocell14            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell46      7091   9758  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rpi_ss(0)/fb
Path End       : \SPIS:BSPIS:BitCounter\/reset
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 42532p

Capture Clock Arrival Time                              41667
+ Clock path delay                                       9758
+ Cycle adjust (CyBUS_CLK:R#1 vs. Rpi_sclk(0)/fb:F#1)       0
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          51425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rpi_ss(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rpi_ss(0)/fb                   iocell13      2769   2769  31590  RISE       1
\SPIS:BSPIS:BitCounter\/reset  count7cell    6124   8893  42532  RISE       1

Capture Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 67440p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9758
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               130278

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11413
-------------------------------------   ----- 
End-of-path arrival time (ps)           62838
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3    count7cell      1940  53365  67440  RISE       1
\SPIS:BSPIS:tx_load\/main_0        macrocell10     2818  56183  67440  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  59533  67440  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/cs_addr_0  datapathcell4   3305  62838  67440  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   7091  51425  FALL       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u0\/clock
Path slack     : 67454p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9761
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               130281

Launch Clock Arrival Time                   41667
+ Clock path delay                       9758
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           62827
 
Launch Clock Path
pin name                                            model name   delay     AT  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14         0  44334  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                     count7cell    7091  51425  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3    count7cell      1940  53365  67440  RISE       1
\SPIS:BSPIS:tx_load\/main_0        macrocell10     2818  56183  67440  RISE       1
\SPIS:BSPIS:tx_load\/q             macrocell10     3350  59533  67440  RISE       1
\SPIS:BSPIS:sR16:Dp:u0\/cs_addr_0  datapathcell3   3294  62827  67454  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sR16:Dp:u0\/sol_msb
Path End       : \SPIS:BSPIS:sR16:Dp:u1\/sir
Capture Clock  : \SPIS:BSPIS:sR16:Dp:u1\/clock
Path slack     : 77321p

Capture Clock Arrival Time                                   41667
+ Clock path delay                                            9758
+ Cycle adjust (Rpi_sclk(0)/fb:F#1 vs. Rpi_sclk(0)/fb:F#2)   83333
- Setup time                                                 -1490
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               133268

Launch Clock Arrival Time                   41667
+ Clock path delay                       9761
+ Data path delay                        4520
-------------------------------------   ----- 
End-of-path arrival time (ps)           55947
 
Launch Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u0\/clock                       datapathcell3   7094  51427  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:sR16:Dp:u0\/sol_msb  datapathcell3   4520  55947  77321  RISE       1
\SPIS:BSPIS:sR16:Dp:u1\/sir      datapathcell4      0  55947  77321  RISE       1

Capture Clock Path
pin name                                            model name     delay     AT  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----  ------
Rpi_sclk(0)/fb                                      iocell14           0  44334  FALL       1
\SPIS:BSPIS:sR16:Dp:u1\/clock                       datapathcell4   7091  51425  FALL       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23068
-------------------------------------   ----- 
End-of-path arrival time (ps)           23068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell51     1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell21     8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell21     3350  13438  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell25     2621  16059  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell25     3350  19409  137589  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   3659  23068  137589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 140819p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21717
-------------------------------------   ----- 
End-of-path arrival time (ps)           21717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q                 macrocell51     1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3            macrocell21     8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q                 macrocell21     3350  13438  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell22     2621  16059  140819  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell22     3350  19409  140819  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell6   2309  21717  140819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 143219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19937
-------------------------------------   ----- 
End-of-path arrival time (ps)           19937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell24     4718   8298  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q          macrocell24     3350  11648  143219  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_1              macrocell56     8289  19937  143219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 144452p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16205
-------------------------------------   ----- 
End-of-path arrival time (ps)           16205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell24     4718   8298  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q          macrocell24     3350  11648  143219  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell5   4557  16205  144452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 144570p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18586
-------------------------------------   ----- 
End-of-path arrival time (ps)           18586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell24     4718   8298  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q          macrocell24     3350  11648  143219  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_1              macrocell53     6938  18586  144570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 145597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17560
-------------------------------------   ----- 
End-of-path arrival time (ps)           17560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell24     4718   8298  143219  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q          macrocell24     3350  11648  143219  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_0          macrocell63     5912  17560  145597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_8
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 146349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3  macrocell21   8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q       macrocell21   3350  13438  137589  RISE       1
\I2C_1:Net_643_3\/main_8           macrocell68   3371  16808  146349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 146376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q                 macrocell51     1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell23     7909   9159  146376  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell23     3350  12509  146376  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell6   3651  16161  146376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 147098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16059
-------------------------------------   ----- 
End-of-path arrival time (ps)           16059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q            macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3       macrocell21   8838  10088  137589  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q            macrocell21   3350  13438  137589  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell62   2621  16059  147098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 147400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15756
-------------------------------------   ----- 
End-of-path arrival time (ps)           15756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q               macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/main_9  macrocell1    8252   9502  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  12852  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_6        macrocell48   2904  15756  147400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 147436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15721
-------------------------------------   ----- 
End-of-path arrival time (ps)           15721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q               macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/main_9  macrocell33   8800  10050  147436  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/q       macrocell33   3350  13400  147436  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_8        macrocell52   2321  15721  147436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 148501p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14655
-------------------------------------   ----- 
End-of-path arrival time (ps)           14655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q             macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/main_8  macrocell64   7153   8403  148501  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/q       macrocell64   3350  11753  148501  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_5        macrocell50   2902  14655  148501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_1:bI2C_UDB:StsReg\/clock
Path slack     : 151198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q  macrocell60    1250   1250  151198  RISE       1
\I2C_1:bI2C_UDB:status_5\/main_3    macrocell19    4508   5758  151198  RISE       1
\I2C_1:bI2C_UDB:status_5\/q         macrocell19    3350   9108  151198  RISE       1
\I2C_1:bI2C_UDB:StsReg\/status_5    statusicell5   5861  14969  151198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:StsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 151623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_5  macrocell56  10284  11534  151623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_4
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 151623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell51   1250   1250  137589  RISE       1
\I2C_1:Net_643_3\/main_4      macrocell68  10284  11534  151623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152201p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_9  macrocell49   9705  10955  152201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 152506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_5  macrocell53   9401  10651  152506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 153069p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_4  macrocell55   8838  10088  153069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:Net_643_3\/main_5
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 153215p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell52   1250   1250  139281  RISE       1
\I2C_1:Net_643_3\/main_5      macrocell68   8692   9942  153215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 153433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_3  macrocell56   8473   9723  153433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_2
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 153433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9723
-------------------------------------   ---- 
End-of-path arrival time (ps)           9723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell49   1250   1250  139246  RISE       1
\I2C_1:Net_643_3\/main_2      macrocell68   8473   9723  153433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 153443p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_4  macrocell56   8463   9713  153443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:Net_643_3\/main_3
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 153443p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell50   1250   1250  138856  RISE       1
\I2C_1:Net_643_3\/main_3      macrocell68   8463   9713  153443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 153654p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell65   8252   9502  153654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 153843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_5  macrocell54   8064   9314  153843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_0             macrocell51     5641   9221  153936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9181
-------------------------------------   ---- 
End-of-path arrival time (ps)           9181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_7  macrocell51   7931   9181  153976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_7  macrocell52   7927   9177  153980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153989p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_4  macrocell50   7918   9168  153989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153997p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9159
-------------------------------------   ---- 
End-of-path arrival time (ps)           9159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_4  macrocell52   7909   9159  153997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_4  macrocell53   7584   8834  154322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 154337p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_3  macrocell55   7570   8820  154337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_6  macrocell51   7531   8781  154376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 154393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_3  macrocell50   7513   8763  154393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 154393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_6  macrocell54   7513   8763  154393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 154553p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_7  macrocell55   7354   8604  154553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 154726p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_2  macrocell55   7180   8430  154726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 154752p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_6  macrocell53   7155   8405  154752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 154762p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_5  macrocell55   7145   8395  154762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 154777p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_0             macrocell52     4800   8380  154777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154791p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_5  macrocell51   7116   8366  154791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  143219  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_3             macrocell49     4718   8298  154859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 154865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_6  macrocell56   7042   8292  154865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:Net_643_3\/main_6
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 154865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell70   1250   1250  147400  RISE       1
\I2C_1:Net_643_3\/main_6    macrocell68   7042   8292  154865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 154867p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_5  macrocell66   7040   8290  154867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 154987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_3  macrocell53   6920   8170  154987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_8  macrocell49   6593   7843  155313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155366p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_4  macrocell48   6541   7791  155366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:sda_x_wire\/main_7
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155366p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell52   1250   1250  139281  RISE       1
\I2C_1:sda_x_wire\/main_7     macrocell69   6541   7791  155366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_2  macrocell48   6479   7729  155428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:sda_x_wire\/main_5
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell50   1250   1250  138856  RISE       1
\I2C_1:sda_x_wire\/main_5     macrocell69   6479   7729  155428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:sda_x_wire\/main_4
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell49   1250   1250  139246  RISE       1
\I2C_1:sda_x_wire\/main_4     macrocell69   6436   7686  155471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155615p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_10  macrocell49   6292   7542  155615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 155620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_3  macrocell48   6287   7537  155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:sda_x_wire\/main_6
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell51   1250   1250  137589  RISE       1
\I2C_1:sda_x_wire\/main_6     macrocell69   6287   7537  155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 155919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_7  macrocell53   5988   7238  155919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 155919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell62   5988   7238  155919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7165
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_6  macrocell52   5915   7165  155992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 155992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7165
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_1  macrocell63   5915   7165  155992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_2  macrocell50   5856   7106  156051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 156051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_3  macrocell54   5856   7106  156051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 156197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_1  macrocell51   5710   6960  156197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156216p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_0  macrocell50   5691   6941  156216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 156216p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_1  macrocell54   5691   6941  156216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 156421p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_3  macrocell52   5486   6736  156421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 156565p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_2  macrocell56   5341   6591  156565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_1
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 156565p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell48   1250   1250  142692  RISE       1
\I2C_1:Net_643_3\/main_1      macrocell68   5341   6591  156565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 156871p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6286
-------------------------------------   ---- 
End-of-path arrival time (ps)           6286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q        macrocell60   1250   1250  151198  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell61   5036   6286  156871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 156906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell70   1250   1250  147400  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_5  macrocell48   5001   6251  156906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:sda_x_wire\/main_8
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 156906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell70   1250   1250  147400  RISE       1
\I2C_1:sda_x_wire\/main_8   macrocell69   5001   6251  156906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_4  macrocell49   4621   5871  157286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 157393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q         macrocell47     1250   1250  157393  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/route_si  datapathcell5   4524   5774  157393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 157399p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q    macrocell60   1250   1250  151198  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_3  macrocell66   4508   5758  157399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 157437p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell65   4470   5720  157437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157518p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell52   1250   1250  139281  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_5  macrocell52   4388   5638  157518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_6  macrocell49   4375   5625  157532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157697p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_7  macrocell49   4209   5459  157697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_1:sda_x_wire\/main_2
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 157716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell5   2520   2520  157716  RISE       1
\I2C_1:sda_x_wire\/main_2            macrocell69     2921   5441  157716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q     macrocell63   1250   1250  151513  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_11  macrocell49   4140   5390  157767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 157856p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_2  macrocell53   4050   5300  157856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 157894p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_2  macrocell52   4013   5263  157894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 157898p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_2  macrocell51   4008   5258  157898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157917p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_1  macrocell50   3989   5239  157917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 157917p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_2  macrocell54   3989   5239  157917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_9
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158068p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q  macrocell63   1250   1250  151513  RISE       1
\I2C_1:sda_x_wire\/main_9        macrocell69   3839   5089  158068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:sda_x_wire\/q
Path End       : \I2C_1:sda_x_wire\/main_0
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158102p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:sda_x_wire\/q       macrocell69   1250   1250  158102  RISE       1
\I2C_1:sda_x_wire\/main_0  macrocell69   3805   5055  158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 158172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_1  macrocell55   3734   4984  158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 158197p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:Net_643_3\/q                 macrocell68   1250   1250  142474  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_1  macrocell67   3710   4960  158197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:Net_643_3\/main_7
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 158234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell62   1250   1250  143461  RISE       1
\I2C_1:Net_643_3\/main_7           macrocell68   3672   4922  158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell5   1210   1210  152025  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_0           macrocell49    3679   4889  158267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell5   1210   1210  152056  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_1           macrocell49    3639   4849  158308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 158309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q            macrocell47   1250   1250  157393  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell60   3598   4848  158309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell60         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_1  macrocell52   3557   4807  158349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158542p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell6   2290   2290  149032  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell62     2325   4615  158542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158556p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell5   1210   1210  153029  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_2           macrocell49    3391   4601  158556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 158700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5   1210   1210  152511  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_0           macrocell48    3247   4457  158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:sda_x_wire\/main_1
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell5   1210   1210  152511  RISE       1
\I2C_1:sda_x_wire\/main_1                   macrocell69    3247   4457  158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 158736p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_1\/q       macrocell55   1250   1250  158736  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_0  macrocell55   3170   4420  158736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 158827p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_0\/q       macrocell56   1250   1250  158827  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_0  macrocell56   3080   4330  158827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 158942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell62   1250   1250  143461  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8   macrocell55   2965   4215  158942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell49   1250   1250  139246  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_5  macrocell49   2929   4179  158978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 158987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q       macrocell63   1250   1250  151513  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_2  macrocell63   2920   4170  158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 158989p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_4  macrocell51   2918   4168  158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 158989p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell51   1250   1250  137589  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_4  macrocell54   2918   4168  158989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_10
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 158991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell65   1250   1250  158991  RISE       1
\I2C_1:sda_x_wire\/main_10         macrocell69   2916   4166  158991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_reset\/clock_0
Path slack     : 159016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell5   1210   1210  159016  RISE       1
\I2C_1:bI2C_UDB:m_reset\/main_0             macrocell70    2931   4141  159016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 159274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_2\/q       macrocell54   1250   1250  159274  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_0  macrocell54   2633   3883  159274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 159302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell50   1250   1250  138856  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_3  macrocell51   2605   3855  159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 159590p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell48   1250   1250  142692  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_1  macrocell48   2316   3566  159590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:sda_x_wire\/main_3
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 159590p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell48   1250   1250  142692  RISE       1
\I2C_1:sda_x_wire\/main_3     macrocell69   2316   3566  159590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell69         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 159596p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_3\/q       macrocell53   1250   1250  159596  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_0  macrocell53   2311   3561  159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last2_reg\/q   macrocell61   1250   1250  153442  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_4  macrocell66   2264   3514  159642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last2_reg\/q   macrocell59   1250   1250  153460  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_2  macrocell66   2246   3496  159660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159666p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:bus_busy_reg\/q       macrocell66   1250   1250  159666  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_6  macrocell66   2241   3491  159666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 159669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q        macrocell58   1250   1250  143273  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell59   2238   3488  159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q    macrocell58   1250   1250  143273  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_1  macrocell66   2238   3488  159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 159677p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q            macrocell57   1250   1250  143282  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell58   2230   3480  159677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159677p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   166667
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q         macrocell57   1250   1250  143282  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_0  macrocell66   2230   3480  159677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 475002p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18988
-------------------------------------   ----- 
End-of-path arrival time (ps)           18988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell74     1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8  17738  18988  475002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 475549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q             macrocell74     1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7  17191  18441  475549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 479740p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17410
-------------------------------------   ----- 
End-of-path arrival time (ps)           17410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell      1940   1940  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell2      4840   6780  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2      3350  10130  479740  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   7280  17410  479740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 480787p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18713
-------------------------------------   ----- 
End-of-path arrival time (ps)           18713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell     1940   1940  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell2     4840   6780  479740  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell2     3350  10130  479740  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell1   8583  18713  480787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 481279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15211
-------------------------------------   ----- 
End-of-path arrival time (ps)           15211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_1  macrocell75  13961  15211  481279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2163/main_1
Capture Clock  : Net_2163/clock_0
Path slack     : 481279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15211
-------------------------------------   ----- 
End-of-path arrival time (ps)           15211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell74   1250   1250  475002  RISE       1
Net_2163/main_1                macrocell76  13961  15211  481279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 481294p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15196
-------------------------------------   ----- 
End-of-path arrival time (ps)           15196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_0  macrocell75  13946  15196  481294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2163/main_0
Capture Clock  : Net_2163/clock_0
Path slack     : 481294p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15196
-------------------------------------   ----- 
End-of-path arrival time (ps)           15196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell73   1250   1250  481294  RISE       1
Net_2163/main_0                macrocell76  13946  15196  481294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_SigGen:BSPIM:TxStsReg\/clock
Path slack     : 482088p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17412
-------------------------------------   ----- 
End-of-path arrival time (ps)           17412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q           macrocell75    1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:tx_status_0\/main_2  macrocell27    7180   8430  482088  RISE       1
\SPIM_SigGen:BSPIM:tx_status_0\/q       macrocell27    3350  11780  482088  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/status_0   statusicell6   5632  17412  482088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/clock                         statusicell6        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 482187p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14963
-------------------------------------   ----- 
End-of-path arrival time (ps)           14963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0   count7cell      1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_4  macrocell26     3806   5746  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   9096  482187  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   5868  14963  482187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 482187p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14963
-------------------------------------   ----- 
End-of-path arrival time (ps)           14963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0   count7cell      1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_4  macrocell26     3806   5746  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26     3350   9096  482187  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   5867  14963  482187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 482215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17285
-------------------------------------   ----- 
End-of-path arrival time (ps)           17285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell36    1250   1250  482215  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell3     9070  10320  482215  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell3     3350  13670  482215  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   3614  17285  482215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 482760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q            macrocell38     1250   1250  482739  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   9980  11230  482760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 483766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10224
-------------------------------------   ----- 
End-of-path arrival time (ps)           10224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q            macrocell36     1250   1250  482215  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   8974  10224  483766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 483821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  483821  RISE       1
\SPIM_1:BSPIM:state_2\/main_8              macrocell36     9089  12669  483821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 483821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  483821  RISE       1
\SPIM_1:BSPIM:state_1\/main_8              macrocell37     9089  12669  483821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 483856p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15644
-------------------------------------   ----- 
End-of-path arrival time (ps)           15644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  479740  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_1  macrocell5     8042   9982  483856  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q       macrocell5     3350  13332  483856  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6   statusicell2   2312  15644  483856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_SigGen:BSPIM:RxStsReg\/clock
Path slack     : 483906p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell     1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:rx_status_6\/main_4  macrocell29    6662   8602  483906  RISE       1
\SPIM_SigGen:BSPIM:rx_status_6\/q       macrocell29    3350  11952  483906  RISE       1
\SPIM_SigGen:BSPIM:RxStsReg\/status_6   statusicell7   3642  15594  483906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:RxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484331p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q            macrocell37     1250   1250  482830  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   8409   9659  484331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 484387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  483821  RISE       1
\SPIM_1:BSPIM:state_0\/main_3              macrocell38     8523  12103  484387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 484555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11935
-------------------------------------   ----- 
End-of-path arrival time (ps)           11935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q          macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_1  macrocell79  10685  11935  484555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_SigGen:BSPIM:TxStsReg\/clock
Path slack     : 484960p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14540
-------------------------------------   ----- 
End-of-path arrival time (ps)           14540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0   count7cell     1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/main_4  macrocell26    3806   5746  482187  RISE       1
\SPIM_SigGen:BSPIM:load_rx_data\/q       macrocell26    3350   9096  482187  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/status_3    statusicell6   5444  14540  484960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:TxStsReg\/clock                         statusicell6        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_2161/main_4
Capture Clock  : Net_2161/clock_0
Path slack     : 485121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   5360   5360  485121  RISE       1
Net_2161/main_4                         macrocell72     6009  11369  485121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 485359p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q             macrocell73     1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   7381   8631  485359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 485361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q             macrocell73     1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   7379   8629  485361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 485429p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q          macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_0  macrocell79   9811  11061  485429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 485662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_2  macrocell73   9578  10828  485662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 485662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_2  macrocell74   9578  10828  485662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 485662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q        macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_2  macrocell78   9578  10828  485662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:cnt_enable\/q
Path End       : \SPIM_SigGen:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_SigGen:BSPIM:BitCounter\/clock
Path slack     : 486034p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:cnt_enable\/q       macrocell79   1250   1250  486034  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/enable  count7cell    8656   9906  486034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 486170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10320
-------------------------------------   ----- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell36   1250   1250  482215  RISE       1
Net_25/main_1             macrocell34   9070  10320  486170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_1066/main_0
Capture Clock  : Net_1066/clock_0
Path slack     : 486170p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10320
-------------------------------------   ----- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell36   1250   1250  482215  RISE       1
Net_1066/main_0           macrocell39   9070  10320  486170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2162/main_3
Capture Clock  : Net_2162/clock_0
Path slack     : 486216p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell75   1250   1250  482088  RISE       1
Net_2162/main_3                macrocell71   9024  10274  486216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 486216p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q         macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_2  macrocell77   9024  10274  486216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 486263p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q             macrocell75     1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   6477   7727  486263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_buf_overrun_fin\/q
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 486309p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13191
-------------------------------------   ----- 
End-of-path arrival time (ps)           13191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:mosi_buf_overrun_fin\/q  macrocell45    1250   1250  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_1   macrocell12    2287   3537  486309  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q        macrocell12    3350   6887  486309  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5       statusicell4   6304  13191  486309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 486449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  486449  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_8               macrocell73     6461  10041  486449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 486449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  486449  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_8               macrocell74     6461  10041  486449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 486508p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479740  RISE       1
Net_23/main_6                      macrocell35   8042   9982  486508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 486694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell38   1250   1250  482739  RISE       1
Net_25/main_3             macrocell34   8546   9796  486694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_1066/main_2
Capture Clock  : Net_1066/clock_0
Path slack     : 486694p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell38   1250   1250  482739  RISE       1
Net_1066/main_2           macrocell39   8546   9796  486694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 486784p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell37   1250   1250  482830  RISE       1
Net_25/main_2             macrocell34   8456   9706  486784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_1066/main_1
Capture Clock  : Net_1066/clock_0
Path slack     : 486784p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell37   1250   1250  482830  RISE       1
Net_1066/main_1           macrocell39   8456   9706  486784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock
Path slack     : 486811p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q             macrocell75     1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   5929   7179  486811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 487032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell36   1250   1250  482215  RISE       1
Net_23/main_1             macrocell35   8208   9458  487032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 487477p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480787  RISE       1
Net_23/main_9                      macrocell35   7073   9013  487477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 487501p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480833  RISE       1
Net_23/main_7                      macrocell35   7049   8989  487501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 487549p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8941
-------------------------------------   ---- 
End-of-path arrival time (ps)           8941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480810  RISE       1
Net_23/main_5                      macrocell35   7001   8941  487549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 487585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8905
-------------------------------------   ---- 
End-of-path arrival time (ps)           8905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell38   1250   1250  482739  RISE       1
Net_23/main_3             macrocell35   7655   8905  487585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 487685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell37   1250   1250  482830  RISE       1
Net_23/main_2             macrocell35   7555   8805  487685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 487802p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  481004  RISE       1
Net_23/main_8                      macrocell35   6748   8688  487802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : Net_2161/main_9
Capture Clock  : Net_2161/clock_0
Path slack     : 487888p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482187  RISE       1
Net_2161/main_9                         macrocell72   6662   8602  487888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2161/main_3
Capture Clock  : Net_2161/clock_0
Path slack     : 488060p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell75   1250   1250  482088  RISE       1
Net_2161/main_3                macrocell72   7180   8430  488060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 488143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479740  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell36   6407   8347  488143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 488143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479740  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell37   6407   8347  488143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 488143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479740  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_4     macrocell41   6407   8347  488143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 488288p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  488288  RISE       1
Net_23/main_4                     macrocell35     2842   8202  488288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 488375p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q          macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_2  macrocell79   6865   8115  488375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 488420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q  macrocell41   1250   1250  488420  RISE       1
Net_23/main_10             macrocell35   6820   8070  488420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 488531p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell42   6709   7959  488531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 488677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell42   6563   7813  488677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 488916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell36   6324   7574  488916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 488916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell37   6324   7574  488916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 488916p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q        macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_0  macrocell41   6324   7574  488916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 488924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  488924  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell15    3892   4912  488924  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell15    3350   8262  488924  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell3   2314  10576  488924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 488943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell8   3580   3580  486449  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_3               macrocell75     3967   7547  488943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 489439p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell38   5801   7051  489439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 489439p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell40   5801   7051  489439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 489558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell36   5682   6932  489558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 489558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell37   5682   6932  489558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 489558p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q        macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_1  macrocell41   5682   6932  489558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 489584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell42   5656   6906  489584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 489710p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  479740  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell40   4840   6780  489710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 489851p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  489851  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell11    2944   3964  489851  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell11    3350   7314  489851  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell3   2335   9649  489851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 489921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_7      macrocell73   4629   6569  489921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 489921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_7      macrocell74   4629   6569  489921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 489921p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_7     macrocell78   4629   6569  489921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2161/main_2
Capture Clock  : Net_2161/clock_0
Path slack     : 490006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell74   1250   1250  475002  RISE       1
Net_2161/main_2                macrocell72   5234   6484  490006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2161/main_1
Capture Clock  : Net_2161/clock_0
Path slack     : 490100p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6390
-------------------------------------   ---- 
End-of-path arrival time (ps)           6390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell73   1250   1250  481294  RISE       1
Net_2161/main_1                macrocell72   5140   6390  490100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell38   4686   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell37   1250   1250  482830  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell40   4686   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 490597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell38   4643   5893  490597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490597p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell36   1250   1250  482215  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell40   4643   5893  490597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490744p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_0  count7cell    1940   1940  482187  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_7    macrocell77   3806   5746  490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480787  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell40   3793   5733  490757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490780p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480810  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell40   3770   5710  490780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480833  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell36   3764   5704  490786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480833  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell37   3764   5704  490786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490786p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480833  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_5     macrocell41   3764   5704  490786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480810  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell36   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480810  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell37   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  480810  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_3     macrocell41   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480787  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell36   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480787  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell37   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  480787  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_7     macrocell41   3755   5695  490795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490803p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480833  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell40   3747   5687  490803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : Net_2161/main_5
Capture Clock  : Net_2161/clock_0
Path slack     : 490841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483203  RISE       1
Net_2161/main_5                         macrocell72   3709   5649  490841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : Net_2161/main_8
Capture Clock  : Net_2161/clock_0
Path slack     : 490842p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483203  RISE       1
Net_2161/main_8                         macrocell72   3708   5648  490842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell36   4342   5592  490898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell37   4342   5592  490898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q        macrocell38   1250   1250  482739  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_2  macrocell41   4342   5592  490898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : Net_2162/main_2
Capture Clock  : Net_2162/clock_0
Path slack     : 490943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q  macrocell74   1250   1250  475002  RISE       1
Net_2162/main_2                macrocell71   4297   5547  490943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 490943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q         macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_1  macrocell77   4297   5547  490943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 490974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  481004  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell40   3576   5516  490974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 490984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  481004  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell36   3566   5506  490984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 490984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  481004  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell37   3566   5506  490984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 490984p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  481004  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_6     macrocell41   3566   5506  490984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 490988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_0  macrocell73   4252   5502  490988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 490988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q       macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_0  macrocell74   4252   5502  490988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 490988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q        macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_0  macrocell78   4252   5502  490988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : Net_2161/main_7
Capture Clock  : Net_2161/clock_0
Path slack     : 491014p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483381  RISE       1
Net_2161/main_7                         macrocell72   3536   5476  491014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : Net_2161/main_6
Capture Clock  : Net_2161/clock_0
Path slack     : 491016p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483384  RISE       1
Net_2161/main_6                         macrocell72   3534   5474  491016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 491320p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell42   1250   1250  491320  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    3370   4620  491320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 491424p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell34         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_25/q       macrocell34   1250   1250  491424  RISE       1
Net_25/main_0  macrocell34   3816   5066  491424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell34         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2161/q
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2161/q       macrocell72   1250   1250  491437  RISE       1
Net_2161/main_0  macrocell72   3803   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell35   1250   1250  491437  RISE       1
Net_23/main_0  macrocell35   3803   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1066/q
Path End       : Net_1066/main_3
Capture Clock  : Net_1066/clock_0
Path slack     : 491619p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1066/q       macrocell39   1250   1250  491619  RISE       1
Net_1066/main_3  macrocell39   3621   4871  491619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1066/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : Net_2162/main_1
Capture Clock  : Net_2162/clock_0
Path slack     : 491653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q  macrocell73   1250   1250  481294  RISE       1
Net_2162/main_1                macrocell71   3587   4837  491653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_2\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 491653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_2\/q         macrocell73   1250   1250  481294  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_0  macrocell77   3587   4837  491653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_1  macrocell73   3579   4829  491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q       macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_1  macrocell74   3579   4829  491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_1\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_1\/q        macrocell74   1250   1250  475002  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_1  macrocell78   3579   4829  491661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491738p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_3      macrocell73   2812   4752  491738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491738p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_3      macrocell74   2812   4752  491738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491738p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_3     macrocell78   2812   4752  491738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2162/q
Path End       : Net_2162/main_0
Capture Clock  : Net_2162/clock_0
Path slack     : 491749p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2162/q       macrocell71   1250   1250  491749  RISE       1
Net_2162/main_0  macrocell71   3491   4741  491749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2162/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_6      macrocell73   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_6      macrocell74   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_6     macrocell78   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 491760p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_4  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_3    macrocell77   2790   4730  491760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483203  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_6    macrocell77   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 491805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell41   1250   1250  488420  RISE       1
\SPIM_1:BSPIM:state_2\/main_9  macrocell36   3435   4685  491805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 491805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell41   1250   1250  488420  RISE       1
\SPIM_1:BSPIM:state_1\/main_9  macrocell37   3435   4685  491805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 491805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q       macrocell41   1250   1250  488420  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_8  macrocell41   3435   4685  491805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : Net_2161/main_10
Capture Clock  : Net_2161/clock_0
Path slack     : 491819p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q  macrocell78   1250   1250  491819  RISE       1
Net_2161/main_10                macrocell72   3421   4671  491819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491927p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483381  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_5      macrocell73   2623   4563  491927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491927p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483381  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_5      macrocell74   2623   4563  491927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491927p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483381  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_5     macrocell78   2623   4563  491927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 491929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483384  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_4      macrocell73   2621   4561  491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 491929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483384  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_4      macrocell74   2621   4561  491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 491929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483384  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_4     macrocell78   2621   4561  491929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 491939p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483381  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_5    macrocell77   2611   4551  491939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483384  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_4    macrocell77   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 492526p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  489851  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell44   2944   3964  492526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 492603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell42   1250   1250  491320  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3  macrocell42   2637   3887  492603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_SigGen:BSPIM:state_2\/clock_0
Path slack     : 492605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q      macrocell78   1250   1250  491819  RISE       1
\SPIM_SigGen:BSPIM:state_2\/main_9  macrocell73   2635   3885  492605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_2\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_SigGen:BSPIM:state_1\/clock_0
Path slack     : 492605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q      macrocell78   1250   1250  491819  RISE       1
\SPIM_SigGen:BSPIM:state_1\/main_9  macrocell74   2635   3885  492605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_1\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:ld_ident\/q
Path End       : \SPIM_SigGen:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:ld_ident\/clock_0
Path slack     : 492605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:ld_ident\/q       macrocell78   1250   1250  491819  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/main_8  macrocell78   2635   3885  492605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:ld_ident\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2163/q
Path End       : Net_2163/main_3
Capture Clock  : Net_2163/clock_0
Path slack     : 492705p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2163/q       macrocell76   1250   1250  492705  RISE       1
Net_2163/main_3  macrocell76   2535   3785  492705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : \SPIM_SigGen:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_SigGen:BSPIM:state_0\/clock_0
Path slack     : 492705p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q       macrocell75   1250   1250  482088  RISE       1
\SPIM_SigGen:BSPIM:state_0\/main_2  macrocell75   2535   3785  492705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:state_0\/q
Path End       : Net_2163/main_2
Capture Clock  : Net_2163/clock_0
Path slack     : 492705p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:state_0\/q  macrocell75   1250   1250  482088  RISE       1
Net_2163/main_2                macrocell76   2535   3785  492705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2163/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:load_cond\/q
Path End       : \SPIM_SigGen:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_SigGen:BSPIM:load_cond\/clock_0
Path slack     : 492929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:load_cond\/q       macrocell77   1250   1250  492929  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/main_8  macrocell77   2311   3561  492929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:load_cond\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 492934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell40   1250   1250  492934  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell40   2306   3556  492934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:cnt_enable\/q
Path End       : \SPIM_SigGen:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_SigGen:BSPIM:cnt_enable\/clock_0
Path slack     : 492943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:cnt_enable\/q       macrocell79   1250   1250  486034  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/main_3  macrocell79   2297   3547  492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:cnt_enable\/clock_0                     macrocell79         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 493170p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  486526  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell45   2300   3320  493170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SigGen:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock
Path slack     : 496260p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_SigGen_IntClock:R#1 vs. SPIM_SigGen_IntClock:R#2)   500000
- Setup time                                                              -3020
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_SigGen:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7    720    720  496260  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0    720  496260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_SigGen:BSPIM:sR16:Dp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99988336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_2134/q                                         macrocell43     1250   1250  99988336  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell2   4354   5604  99988336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 99989717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out                       synccell        1020   1020  99989717  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell2   3203   4223  99989717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_2134/main_1
Capture Clock  : Net_2134/clock_0
Path slack     : 99991266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell2   2290   2290  99991266  RISE       1
Net_2134/main_1                                  macrocell43     2934   5224  99991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2134/q
Path End       : Net_2134/main_2
Capture Clock  : Net_2134/clock_0
Path slack     : 99992605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_2134/q       macrocell43   1250   1250  99988336  RISE       1
Net_2134/main_2  macrocell43   2635   3885  99992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_2134/main_0
Capture Clock  : Net_2134/clock_0
Path slack     : 99993163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3327
-------------------------------------   ---- 
End-of-path arrival time (ps)           3327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  99989717  RISE       1
Net_2134/main_0               macrocell43   2307   3327  99993163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell43         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

