In this preliminary version, synthesis of the IP core without the memories is
functional. The memories are for now treated as black boxes.

It is important not to include the memory models provided in the simulation
directory in synthesis, unless they are to be synthesised as logic. In a
next version, the memories will be generated for the target technology and
included. The data for programming the ROMs is included in a separate
directory. The list of memories in the IP core is given below.

\begin{table}
  \begin{tabular}{|l|r|r|r|r|r|}
    \hline
    \rowcolor{iob-green}
    \textbf{Name}                   & \textbf{Type} & \textbf{Blocks} &   \textbf{Width} & \textbf{Ports} &  \textbf{Size (Bytes)}\\
    \hline \hline
    Input FIFO                      & RAM & 1 & 8 & 2 & 2\textsuperscript{IN\_FIFO\_DEPTH\_LOG2}                     \\  \hline
    \rowcolor{iob-blue}
    Output FIFO                     & RAM & 1 & 33 & 2 & 2\textsuperscript{OUT\_FIFO\_DEPTH\_LOG2+2}                  \\  \hline
    Ancillary chunks FIFO           & RAM & 1 & 9 & 2  & 2\textsuperscript{ANCI\_FIFO\_DEPTH\_LOG2}                   \\  \hline
    \rowcolor{iob-blue}
    Line Buffer                     & RAM & 1 & 8 & 2  & 2\textsuperscript{MAX\_IMAGE\_WIDTH\_LOG2+3}                 \\  \hline
    LZ77 Window RAM                 & RAM & 1 & 8 & 2  & 2\textsuperscript{MAX\_LZ77\_SLIDING\_WINDOW\_LEN\_BYTES\_LOG2}  \\ \hline
    \rowcolor{iob-blue}
    Inflate Buffer                  & RAM & 1 & 32 & 2 & 1k                                                               \\ \hline
    Palette Memory                  & RAM & 1 & 32 & 1  & 1k                                                      \\ \hline
    \rowcolor{iob-blue}
    Static Huffman distance (1)     & ROM & 2 & 16 & 1 & 64                                          \\ \hline
    Static Huffman literal/length   & ROM & 2 & 16 & 1 & 1k                                         \\ \hline
    \rowcolor{iob-blue}
    Dynamic Huffman distance (1,2)     & RAM & 2 & 16 & 1 & 64                                          \\   \hline
    Dynamic Huffman literal/length (2) & RAM & 2 & 16 & 1 & 1k                                         \\\hline
  \end{tabular}
  \caption{Description of memories: (1) may be implemented as logic; (2) not included in this version}
\end{table}

