{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707388891571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707388891572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 13:41:31 2024 " "Processing started: Thu Feb  8 13:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707388891572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Trigger -c Trigger " "Command: quartus_sta Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707388891640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707388891728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707388891728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891769 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707388891878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707388891885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891886 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " "create_clock -period 1.000 -name debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst9\|inst debouncer:inst9\|inst " "create_clock -period 1.000 -name debouncer:inst9\|inst debouncer:inst9\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707388891886 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891886 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst22~0\|combout " "Node \"inst22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datab " "Node \"inst21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|combout " "Node \"inst21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|dataa " "Node \"inst20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|combout " "Node \"inst20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|datab " "Node \"inst19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|combout " "Node \"inst19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|datad " "Node \"inst23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|combout " "Node \"inst23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datab " "Node \"inst20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst21~0\|datac " "Node \"inst21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|dataa " "Node \"inst22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707388891887 ""}  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 208 88 152 256 "inst22" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 80 88 152 128 "inst21" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { -48 88 152 0 "inst20" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 416 384 448 464 "inst19" "" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 360 88 152 408 "inst23" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707388891887 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388891888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388891888 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388891889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707388891889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707388891894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388891908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388891908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.817 " "Worst-case setup slack is -8.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.817             -44.850 debouncer:inst9\|inst  " "   -8.817             -44.850 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -41.040 CLK  " "   -2.505             -41.040 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.595 " "Worst-case hold slack is -1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -6.063 debouncer:inst9\|inst  " "   -1.595              -6.063 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 CLK  " "    0.744               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388891924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388891927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.066 " "Worst-case minimum pulse width slack is -3.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.066             -53.080 debouncer:inst9\|inst  " "   -3.066             -53.080 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 CLK  " "   -3.000             -38.688 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388891932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388891932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707388891968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707388891985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707388892125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388892163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388892163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388892171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388892171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.206 " "Worst-case setup slack is -8.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.206             -41.982 debouncer:inst9\|inst  " "   -8.206             -41.982 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -34.289 CLK  " "   -2.283             -34.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.428 " "Worst-case hold slack is -1.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -5.491 debouncer:inst9\|inst  " "   -1.428              -5.491 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 CLK  " "    0.692               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 CLK  " "   -3.000             -38.688 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -47.639 debouncer:inst9\|inst  " "   -2.863             -47.639 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.487              -1.487 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892198 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707388892235 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|dataa  to: inst20~0\|combout " "From: inst19\|dataa  to: inst20~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst19\|combout " "From: inst22~0\|datab  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datac  to: inst19\|combout " "From: inst23\|datac  to: inst19\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707388892328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707388892328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707388892328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707388892330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707388892330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.607 " "Worst-case setup slack is -3.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.607             -16.837 debouncer:inst9\|inst  " "   -3.607             -16.837 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561              -8.043 CLK  " "   -0.561              -8.043 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.766 " "Worst-case hold slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -2.129 debouncer:inst9\|inst  " "   -0.766              -2.129 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLK  " "    0.296               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707388892349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.174 CLK  " "   -3.000             -34.174 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\]  " "   -1.000              -1.000 debouncer:inst9\|lpm_compare:inst5\|cmpr_mth:auto_generated\|aeb_output_dffe0a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -15.446 debouncer:inst9\|inst  " "   -0.933             -15.446 debouncer:inst9\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707388892352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707388892352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707388892688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707388892688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 13:41:32 2024 " "Processing ended: Thu Feb  8 13:41:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707388892744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707388892744 ""}
