LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE work.course3_package.all;


ENTITY BCDAdd_4bit is
	port( X, Y : IN STD_LOGIC_VECTOR(3 downto 0);
			Cin : IN STD_LOGIC;
			S : OUT STD_LOGIC_VECTOR(3 downto 0);
			Cout : OUT STD_LOGIC);
END BCDAdd;

ARCHITECTURE func of BCDAdd_4bit is
BEGIN
	
END func;