

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.339 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118423|   132038|  0.947 ms|  1.056 ms|  118424|  132039|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128  |sha_stream_Pipeline_VITIS_LOOP_208_1  |     8194|     8194|  65.552 us|  65.552 us|   8194|   8194|       no|
        |grp_sha_init_fu_137                              |sha_init                              |        2|        2|  16.000 ns|  16.000 ns|      2|      2|       no|
        |grp_sha_final_fu_147                             |sha_final                             |      402|      833|   3.216 us|   6.664 us|    402|    833|       no|
        |grp_sha_update_fu_159                            |sha_update                            |    50803|    57395|   0.406 ms|   0.459 ms|  50803|  57395|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label1  |    16392|    16392|           8196|          -|          -|     2|        no|
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        |- sha_stream_label2  |       10|       10|              2|          -|          -|     5|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      58|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     2679|    5453|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     396|    -|
|Register             |        -|     -|      122|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     2865|    5973|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_sha_final_fu_147                             |sha_final                             |        0|   0|  1255|  2390|    0|
    |grp_sha_init_fu_137                              |sha_init                              |        0|   0|     3|    88|    0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128  |sha_stream_Pipeline_VITIS_LOOP_208_1  |        0|   0|    31|   102|    0|
    |grp_sha_update_fu_159                            |sha_update                            |        0|   0|  1390|  2873|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|   0|  2679|  5453|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln206_fu_194_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln217_fu_228_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln226_fu_262_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln206_fu_188_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln217_fu_222_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln226_fu_256_p2  |      icmp|   0|  0|  10|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  58|          14|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         11|    1|         11|
    |i_7_fu_84                 |   9|          2|    3|          6|
    |i_fu_76                   |   9|          2|    2|          4|
    |j_fu_80                   |   9|          2|    2|          4|
    |local_indata_address0     |  14|          3|   14|         42|
    |local_indata_ce0          |  14|          3|    1|          3|
    |local_indata_ce1          |   9|          2|    1|          2|
    |local_indata_we0          |   9|          2|    1|          2|
    |sha_info_count_hi         |   9|          2|   32|         64|
    |sha_info_count_lo         |   9|          2|   32|         64|
    |sha_info_data_address0    |  14|          3|    4|         12|
    |sha_info_data_ce0         |  14|          3|    1|          3|
    |sha_info_data_ce1         |   9|          2|    1|          2|
    |sha_info_data_d0          |  14|          3|   32|         96|
    |sha_info_data_we0         |  14|          3|    1|          3|
    |sha_info_data_we1         |   9|          2|    1|          2|
    |sha_info_digest_address0  |  26|          5|    3|         15|
    |sha_info_digest_address1  |  20|          4|    3|         12|
    |sha_info_digest_ce0       |  26|          5|    1|          5|
    |sha_info_digest_ce1       |  20|          4|    1|          4|
    |sha_info_digest_d0        |  20|          4|   32|        128|
    |sha_info_digest_d1        |  20|          4|   32|        128|
    |sha_info_digest_we0       |  20|          4|    1|          4|
    |sha_info_digest_we1       |  20|          4|    1|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 396|         81|  203|        620|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  10|   0|   10|          0|
    |grp_sha_final_fu_147_ap_start_reg                             |   1|   0|    1|          0|
    |grp_sha_init_fu_137_ap_start_reg                              |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_update_fu_159_ap_start_reg                            |   1|   0|    1|          0|
    |i_13_reg_320                                                  |  32|   0|   32|          0|
    |i_7_fu_84                                                     |   3|   0|    3|          0|
    |i_fu_76                                                       |   2|   0|    2|          0|
    |j_fu_80                                                       |   2|   0|    2|          0|
    |sha_info_count_hi                                             |  32|   0|   32|          0|
    |sha_info_count_lo                                             |  32|   0|   32|          0|
    |tmp_reg_288                                                   |   1|   0|   14|         13|
    |trunc_ln217_reg_303                                           |   1|   0|    1|          0|
    |zext_ln226_reg_328                                            |   3|   0|   64|         61|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 122|   0|  196|         74|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:19]   --->   Operation 12 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln197 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [data/benchmarks/sha/sha.c:197]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_13, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 0, i2 %i" [data/benchmarks/sha/sha.c:202]   --->   Operation 20 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln206 = br void %VITIS_LOOP_208_1" [data/benchmarks/sha/sha.c:206]   --->   Operation 21 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_12 = load i2 %i" [data/benchmarks/sha/sha.c:206]   --->   Operation 22 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i2 %i_12" [data/benchmarks/sha/sha.c:206]   --->   Operation 23 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.43ns)   --->   "%icmp_ln206 = icmp_eq  i2 %i_12, i2 2" [data/benchmarks/sha/sha.c:206]   --->   Operation 24 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.43ns)   --->   "%add_ln206 = add i2 %i_12, i2 1" [data/benchmarks/sha/sha.c:206]   --->   Operation 25 'add' 'add_ln206' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %VITIS_LOOP_208_1.split, void %for.end12" [data/benchmarks/sha/sha.c:206]   --->   Operation 26 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln206, i13 0" [data/benchmarks/sha/sha.c:210]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.01ns)   --->   "%call_ln210 = call void @sha_stream_Pipeline_VITIS_LOOP_208_1, i14 %tmp, i8 %indata, i8 %local_indata" [data/benchmarks/sha/sha.c:210]   --->   Operation 28 'call' 'call_ln210' <Predicate = (!icmp_ln206)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 %add_ln206, i2 %i" [data/benchmarks/sha/sha.c:202]   --->   Operation 29 'store' 'store_ln202' <Predicate = (!icmp_ln206)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 30 'alloca' 'j' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln214 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:214]   --->   Operation 31 'call' 'call_ln214' <Predicate = (icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 32 'store' 'store_ln202' <Predicate = (icmp_ln206)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln207 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:207]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/sha/sha.c:212]   --->   Operation 34 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln210 = call void @sha_stream_Pipeline_VITIS_LOOP_208_1, i14 %tmp, i8 %indata, i8 %local_indata" [data/benchmarks/sha/sha.c:210]   --->   Operation 35 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln206 = br void %VITIS_LOOP_208_1" [data/benchmarks/sha/sha.c:206]   --->   Operation 36 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln214 = call void @sha_init, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:214]   --->   Operation 37 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc21" [data/benchmarks/sha/sha.c:217]   --->   Operation 38 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.82>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%j_2 = load i2 %j" [data/benchmarks/sha/sha.c:217]   --->   Operation 39 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln217 = icmp_eq  i2 %j_2, i2 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 40 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.43ns)   --->   "%add_ln217 = add i2 %j_2, i2 1" [data/benchmarks/sha/sha.c:217]   --->   Operation 41 'add' 'add_ln217' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:217]   --->   Operation 42 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i2 %j_2" [data/benchmarks/sha/sha.c:217]   --->   Operation 43 'zext' 'zext_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i2 %j_2" [data/benchmarks/sha/sha.c:217]   --->   Operation 44 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln217" [data/benchmarks/sha/sha.c:219]   --->   Operation 45 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.69ns)   --->   "%i_13 = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:219]   --->   Operation 46 'load' 'i_13' <Predicate = (!icmp_ln217)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 %add_ln217, i2 %j" [data/benchmarks/sha/sha.c:202]   --->   Operation 47 'store' 'store_ln202' <Predicate = (!icmp_ln217)> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/sha/sha.c:202]   --->   Operation 48 'alloca' 'i_7' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln224 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:224]   --->   Operation 49 'call' 'call_ln224' <Predicate = (icmp_ln217)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln202 = store i3 0, i3 %i_7" [data/benchmarks/sha/sha.c:202]   --->   Operation 50 'store' 'store_ln202' <Predicate = (icmp_ln217)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 3.33>
ST_6 : Operation 51 [1/2] (0.69ns)   --->   "%i_13 = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:219]   --->   Operation 51 'load' 'i_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 52 [2/2] (2.64ns)   --->   "%call_ln221 = call void @sha_update, i8 %local_indata, i1 %trunc_ln217, i32 %i_13, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:221]   --->   Operation 52 'call' 'call_ln221' <Predicate = true> <Delay = 2.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:218]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/sha/sha.c:222]   --->   Operation 54 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln221 = call void @sha_update, i8 %local_indata, i1 %trunc_ln217, i32 %i_13, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:221]   --->   Operation 55 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc21" [data/benchmarks/sha/sha.c:217]   --->   Operation 56 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln224 = call void @sha_final, i32 %sha_info_count_lo, i32 %sha_info_count_hi, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:224]   --->   Operation 57 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc31" [data/benchmarks/sha/sha.c:226]   --->   Operation 58 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.95>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%i_14 = load i3 %i_7" [data/benchmarks/sha/sha.c:226]   --->   Operation 59 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.57ns)   --->   "%icmp_ln226 = icmp_eq  i3 %i_14, i3 5" [data/benchmarks/sha/sha.c:226]   --->   Operation 60 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.57ns)   --->   "%add_ln226 = add i3 %i_14, i3 1" [data/benchmarks/sha/sha.c:226]   --->   Operation 61 'add' 'add_ln226' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %for.inc31.split, void %for.end33" [data/benchmarks/sha/sha.c:226]   --->   Operation 62 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i3 %i_14" [data/benchmarks/sha/sha.c:226]   --->   Operation 63 'zext' 'zext_ln226' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%sha_info_digest_addr = getelementptr i32 %sha_info_digest, i64 0, i64 %zext_ln226" [data/benchmarks/sha/sha.c:228]   --->   Operation 64 'getelementptr' 'sha_info_digest_addr' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 65 'load' 'sha_info_digest_load' <Predicate = (!icmp_ln226)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln202 = store i3 %add_ln226, i3 %i_7" [data/benchmarks/sha/sha.c:202]   --->   Operation 66 'store' 'store_ln202' <Predicate = (!icmp_ln226)> <Delay = 0.38>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln230 = ret" [data/benchmarks/sha/sha.c:230]   --->   Operation 67 'ret' 'ret_ln230' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.39>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/sha/sha.c:227]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln229 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/sha/sha.c:229]   --->   Operation 69 'specloopname' 'specloopname_ln229' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.69ns)   --->   "%sha_info_digest_load = load i3 %sha_info_digest_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 70 'load' 'sha_info_digest_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr i32 %outdata, i64 0, i64 %zext_ln226" [data/benchmarks/sha/sha.c:228]   --->   Operation 71 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln228 = store i32 %sha_info_digest_load, i3 %outdata_addr" [data/benchmarks/sha/sha.c:228]   --->   Operation 72 'store' 'store_ln228' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln226 = br void %for.inc31" [data/benchmarks/sha/sha.c:226]   --->   Operation 73 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sha_info_count_lo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01110000000]
specpipeline_ln19       (specpipeline     ) [ 00000000000]
spectopmodule_ln197     (spectopmodule    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
store_ln202             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
i_12                    (load             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
icmp_ln206              (icmp             ) [ 00110000000]
add_ln206               (add              ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
tmp                     (bitconcatenate   ) [ 00010000000]
store_ln202             (store            ) [ 00000000000]
j                       (alloca           ) [ 00111111000]
store_ln202             (store            ) [ 00000000000]
speclooptripcount_ln207 (speclooptripcount) [ 00000000000]
specloopname_ln212      (specloopname     ) [ 00000000000]
call_ln210              (call             ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
call_ln214              (call             ) [ 00000000000]
br_ln217                (br               ) [ 00000000000]
j_2                     (load             ) [ 00000000000]
icmp_ln217              (icmp             ) [ 00000111000]
add_ln217               (add              ) [ 00000000000]
br_ln217                (br               ) [ 00000000000]
zext_ln217              (zext             ) [ 00000000000]
trunc_ln217             (trunc            ) [ 00000011000]
in_i_addr               (getelementptr    ) [ 00000010000]
store_ln202             (store            ) [ 00000000000]
i_7                     (alloca           ) [ 00000111111]
store_ln202             (store            ) [ 00000000000]
i_13                    (load             ) [ 00000001000]
speclooptripcount_ln218 (speclooptripcount) [ 00000000000]
specloopname_ln222      (specloopname     ) [ 00000000000]
call_ln221              (call             ) [ 00000000000]
br_ln217                (br               ) [ 00000000000]
call_ln224              (call             ) [ 00000000000]
br_ln226                (br               ) [ 00000000000]
i_14                    (load             ) [ 00000000000]
icmp_ln226              (icmp             ) [ 00000000011]
add_ln226               (add              ) [ 00000000000]
br_ln226                (br               ) [ 00000000000]
zext_ln226              (zext             ) [ 00000000001]
sha_info_digest_addr    (getelementptr    ) [ 00000000001]
store_ln202             (store            ) [ 00000000000]
ret_ln230               (ret              ) [ 00000000000]
speclooptripcount_ln227 (speclooptripcount) [ 00000000000]
specloopname_ln229      (specloopname     ) [ 00000000000]
sha_info_digest_load    (load             ) [ 00000000000]
outdata_addr            (getelementptr    ) [ 00000000000]
store_ln228             (store            ) [ 00000000000]
br_ln226                (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_indata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_digest">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sha_info_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_VITIS_LOOP_208_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_init"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_final"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_update"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_7_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_i_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sha_info_digest_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_digest_addr/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_digest_load/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="outdata_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="1"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln228_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="14" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="8" slack="0"/>
<pin id="133" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln210/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_sha_init_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_sha_final_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="0" index="3" bw="32" slack="0"/>
<pin id="152" dir="0" index="4" bw="32" slack="0"/>
<pin id="153" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln224/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_sha_update_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="32" slack="0"/>
<pin id="164" dir="0" index="4" bw="32" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="0" index="6" bw="32" slack="0"/>
<pin id="167" dir="0" index="7" bw="32" slack="0"/>
<pin id="168" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln221/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln202_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_12_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln206_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln206_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln206_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln202_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="2" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln202_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_2_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="2"/>
<pin id="221" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln217_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln217_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln217_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln217_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln202_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="2"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln202_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_14_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="2"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln226_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln226_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln226_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln202_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="2"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/9 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="303" class="1005" name="trunc_ln217_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="308" class="1005" name="in_i_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_i_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_7_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_13_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="328" class="1005" name="zext_ln226_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln226 "/>
</bind>
</comp>

<comp id="333" class="1005" name="sha_info_digest_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sha_info_digest_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="108" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="147" pin=4"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="95" pin="3"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="159" pin=5"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="159" pin=6"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="159" pin=7"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="181" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="213"><net_src comp="194" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="219" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="228" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="277"><net_src comp="262" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="76" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="291"><net_src comp="200" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="296"><net_src comp="80" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="306"><net_src comp="239" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="311"><net_src comp="88" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="316"><net_src comp="84" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="323"><net_src comp="95" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="331"><net_src comp="268" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="336"><net_src comp="101" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {10 }
	Port: local_indata | {2 3 }
	Port: sha_info_count_lo | {2 4 6 7 }
	Port: sha_info_count_hi | {2 4 6 7 }
	Port: sha_info_digest | {2 4 5 6 7 8 }
	Port: sha_info_data | {5 6 7 8 }
 - Input state : 
	Port: sha_stream : indata | {2 3 }
	Port: sha_stream : in_i | {5 6 }
	Port: sha_stream : local_indata | {6 7 }
	Port: sha_stream : sha_info_count_lo | {5 6 7 8 }
	Port: sha_stream : sha_info_count_hi | {5 6 7 8 }
	Port: sha_stream : sha_info_digest | {5 6 7 8 9 10 }
	Port: sha_stream : sha_info_data | {5 6 7 8 }
  - Chain level:
	State 1
		store_ln202 : 1
	State 2
		trunc_ln206 : 1
		icmp_ln206 : 1
		add_ln206 : 1
		br_ln206 : 2
		tmp : 2
		call_ln210 : 3
		store_ln202 : 2
		store_ln202 : 1
	State 3
	State 4
	State 5
		icmp_ln217 : 1
		add_ln217 : 1
		br_ln217 : 2
		zext_ln217 : 1
		trunc_ln217 : 1
		in_i_addr : 2
		i_13 : 3
		store_ln202 : 2
		store_ln202 : 1
	State 6
		call_ln221 : 1
	State 7
	State 8
	State 9
		icmp_ln226 : 1
		add_ln226 : 1
		br_ln226 : 2
		zext_ln226 : 1
		sha_info_digest_addr : 2
		sha_info_digest_load : 3
		store_ln202 : 2
	State 10
		store_ln228 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128 |    0    |  0.387  |    92   |    72   |    0    |
|   call   |               grp_sha_init_fu_137               |    0    | 1.61371 |    0    |    0    |    0    |
|          |               grp_sha_final_fu_147              |    0    |   4.56  |   1441  |   1859  |    0    |
|          |              grp_sha_update_fu_159              |    0    | 5.04557 |   1696  |   2380  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                icmp_ln206_fu_188                |    0    |    0    |    0    |    9    |    0    |
|   icmp   |                icmp_ln217_fu_222                |    0    |    0    |    0    |    9    |    0    |
|          |                icmp_ln226_fu_256                |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 add_ln206_fu_194                |    0    |    0    |    0    |    9    |    0    |
|    add   |                 add_ln217_fu_228                |    0    |    0    |    0    |    9    |    0    |
|          |                 add_ln226_fu_262                |    0    |    0    |    0    |    10   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                trunc_ln206_fu_184               |    0    |    0    |    0    |    0    |    0    |
|          |                trunc_ln217_fu_239               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_fu_200                   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |                zext_ln217_fu_234                |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln226_fu_268                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    0    | 11.6063 |   3229  |   4367  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  local_indata |    8   |    0   |    0   |    0   |
| sha_info_data |    0   |   32   |   33   |    0   |
|sha_info_digest|    0   |   32   |   33   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    8   |   64   |   66   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i_13_reg_320        |   32   |
|         i_7_reg_313        |    3   |
|          i_reg_278         |    2   |
|      in_i_addr_reg_308     |    1   |
|          j_reg_293         |    2   |
|sha_info_digest_addr_reg_333|    3   |
|         tmp_reg_288        |   14   |
|     trunc_ln217_reg_303    |    1   |
|     zext_ln226_reg_328     |   64   |
+----------------------------+--------+
|            Total           |   122  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_95                |  p0  |   2  |   1  |    2   ||    9    |
|                grp_access_fu_108                |  p0  |   2  |   3  |    6   ||    9    |
| grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128 |  p1  |   2  |  14  |   28   ||    9    |
|              grp_sha_update_fu_159              |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   100  ||  1.548  ||    36   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   11   |  3229  |  4367  |    0   |
|   Memory  |    8   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |   122  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   13   |  3415  |  4469  |    0   |
+-----------+--------+--------+--------+--------+--------+
