v 20130925 2
C 6500 7600 1 0 0 pdtc124.sym
{
T 6700 7900 5 10 1 1 0 1 1
refdes=Q0
T 7200 8100 5 10 0 1 0 0 1
footprint=sot323-bjt
T 6600 8300 5 10 0 1 0 0 1
value=PDTC124TU
}
C 5900 7800 1 0 0 in-1.sym
{
T 5900 8100 5 10 0 0 0 0 1
device=INPUT
T 6200 7925 5 10 1 1 0 3 1
refdes=D0
T 5900 8300 5 10 0 0 0 0 1
footprint=anchor
}
C 7800 7600 1 0 0 pdtc124.sym
{
T 8500 8100 5 10 0 1 0 0 1
footprint=sot323-bjt
T 7900 8300 5 10 0 1 0 0 1
value=PDTC124TU
T 8000 7900 5 10 1 1 0 1 1
refdes=Q1
}
C 7200 7800 1 0 0 in-1.sym
{
T 7200 8100 5 10 0 0 0 0 1
device=INPUT
T 7200 8300 5 10 0 0 0 0 1
footprint=anchor
T 7500 7925 5 10 1 1 0 3 1
refdes=D1
}
C 9100 7600 1 0 0 pdtc124.sym
{
T 9800 8100 5 10 0 1 0 0 1
footprint=sot323-bjt
T 9200 8300 5 10 0 1 0 0 1
value=PDTC124TU
T 9300 7900 5 10 1 1 0 1 1
refdes=Q2
}
C 8500 7800 1 0 0 in-1.sym
{
T 8500 8100 5 10 0 0 0 0 1
device=INPUT
T 8500 8300 5 10 0 0 0 0 1
footprint=anchor
T 8800 7925 5 10 1 1 0 3 1
refdes=D2
}
C 10400 7600 1 0 0 pdtc124.sym
{
T 11100 8100 5 10 0 1 0 0 1
footprint=sot323-bjt
T 10500 8300 5 10 0 1 0 0 1
value=PDTC124TU
T 10600 7900 5 10 1 1 0 1 1
refdes=Q3
}
C 9800 7800 1 0 0 in-1.sym
{
T 9800 8100 5 10 0 0 0 0 1
device=INPUT
T 9800 8300 5 10 0 0 0 0 1
footprint=anchor
T 10100 7925 5 10 1 1 0 3 1
refdes=D3
}
N 6900 8100 6900 8200 4
N 6900 8200 10800 8200 4
N 10800 8200 10800 8100 4
N 9500 8100 9500 8200 4
N 8200 8100 8200 8200 4
C 7500 8200 1 90 0 out-1.sym
{
T 7200 8200 5 10 0 0 90 0 1
device=OUTPUT
T 7400 8400 5 10 1 1 0 0 1
refdes=Q
T 7000 8200 5 10 0 0 90 0 1
footprint=anchor
}
C 6500 7000 1 0 0 2n7002.sym
{
T 6725 7300 5 10 1 1 0 1 1
refdes=M0
T 6600 7800 5 10 0 1 0 0 1
value=2N7002P
T 7000 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8000 7600 5 10 0 1 0 0 1
device=NMOS
}
C 7800 7000 1 0 0 2n7002.sym
{
T 8025 7300 5 10 1 1 0 1 1
refdes=M1
T 7900 7800 5 10 0 1 0 0 1
value=2N7002P
T 8300 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 9300 7600 5 10 0 1 0 0 1
device=NMOS
}
C 9100 7000 1 0 0 2n7002.sym
{
T 9325 7300 5 10 1 1 0 1 1
refdes=M2
T 9200 7800 5 10 0 1 0 0 1
value=2N7002P
T 9600 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 10600 7600 5 10 0 1 0 0 1
device=NMOS
}
C 10400 7000 1 0 0 2n7002.sym
{
T 10625 7300 5 10 1 1 0 1 1
refdes=M3
T 10500 7800 5 10 0 1 0 0 1
value=2N7002P
T 10900 7600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 11900 7600 5 10 0 1 0 0 1
device=NMOS
}
N 6900 7500 6900 7700 4
N 8200 7700 8200 7500 4
N 9500 7500 9500 7700 4
N 10800 7700 10800 7500 4
C 5900 7200 1 0 0 in-1.sym
{
T 5900 7500 5 10 0 0 0 0 1
device=INPUT
T 6200 7325 5 10 1 1 0 3 1
refdes=S0
T 5900 7700 5 10 0 0 0 0 1
footprint=anchor
}
C 7200 7200 1 0 0 in-1.sym
{
T 7200 7500 5 10 0 0 0 0 1
device=INPUT
T 7500 7325 5 10 1 1 0 3 1
refdes=S1
T 7200 7700 5 10 0 0 0 0 1
footprint=anchor
}
C 8500 7200 1 0 0 in-1.sym
{
T 8500 7500 5 10 0 0 0 0 1
device=INPUT
T 8800 7325 5 10 1 1 0 3 1
refdes=S2
T 8500 7700 5 10 0 0 0 0 1
footprint=anchor
}
C 9800 7200 1 0 0 in-1.sym
{
T 9800 7500 5 10 0 0 0 0 1
device=INPUT
T 10100 7325 5 10 1 1 0 3 1
refdes=S3
T 9800 7700 5 10 0 0 0 0 1
footprint=anchor
}
C 6800 6800 1 0 0 gnd-1.sym
C 8100 6800 1 0 0 gnd-1.sym
C 9400 6800 1 0 0 gnd-1.sym
C 10700 6800 1 0 0 gnd-1.sym
