{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492543845703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492543845703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 15:30:45 2017 " "Processing started: Tue Apr 18 15:30:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492543845703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543845703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543845703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492543846104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492543846104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vgamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859521 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final CP4_processor_sj166.v(829) " "Verilog HDL Declaration warning at CP4_processor_sj166.v(829): \"final\" is SystemVerilog-2005 keyword" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 829 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1492543859521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regb regB CP4_processor_sj166.v(1012) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1012): object \"regb\" differs only in case from object \"regB\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1012 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC CP4_processor_sj166.v(1012) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1012): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1012 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC CP4_processor_sj166.v(1118) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1118): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A CP4_processor_sj166.v(1160) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1160): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B CP4_processor_sj166.v(1160) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1160): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t T CP4_processor_sj166.v(1162) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1162): object \"t\" differs only in case from object \"T\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "prop PROP CP4_processor_sj166.v(1397) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1397): object \"prop\" differs only in case from object \"PROP\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1397 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gen GEN CP4_processor_sj166.v(1397) " "Verilog HDL Declaration information at CP4_processor_sj166.v(1397): object \"gen\" differs only in case from object \"GEN\" in the same scope" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1397 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp4_processor_sj166.v 36 36 " "Found 36 design units, including 36 entities, in source file cp4_processor_sj166.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP4_processor_sj166 " "Found entity 1: CP4_processor_sj166" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "3 multdiv " "Found entity 3: multdiv" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter16 " "Found entity 4: counter16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter32 " "Found entity 5: counter32" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "6 div " "Found entity 6: div" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "7 mult " "Found entity 7: mult" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 730 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "8 preslicer " "Found entity 8: preslicer" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_16 " "Found entity 9: reg_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_32_writable " "Found entity 10: reg_32_writable" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "11 shiftregister " "Found entity 11: shiftregister" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "12 SLL_1_ctrl " "Found entity 12: SLL_1_ctrl" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "13 tristate " "Found entity 13: tristate" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1000 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "14 XM " "Found entity 14: XM" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "15 regfile_mod " "Found entity 15: regfile_mod" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "16 MW " "Found entity 16: MW" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux_21 " "Found entity 17: mux_21" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "18 DX " "Found entity 18: DX" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "19 decoder " "Found entity 19: decoder" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "20 ALU " "Found entity 20: ALU" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "21 adder_32 " "Found entity 21: adder_32" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "22 adder_block_8bit " "Found entity 22: adder_block_8bit" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "23 full_adder " "Found entity 23: full_adder" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "24 SL " "Found entity 24: SL" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "25 SLL_16 " "Found entity 25: SLL_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "26 SLL_8 " "Found entity 26: SLL_8" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "27 SLL_4 " "Found entity 27: SLL_4" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "28 SLL_2 " "Found entity 28: SLL_2" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "29 SLL_1 " "Found entity 29: SLL_1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "30 SRA " "Found entity 30: SRA" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "31 SRA_16 " "Found entity 31: SRA_16" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "32 SRA_8 " "Found entity 32: SRA_8" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "33 SRA_4 " "Found entity 33: SRA_4" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "34 SRA_2 " "Found entity 34: SRA_2" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "35 SRA_1 " "Found entity 35: SRA_1" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""} { "Info" "ISGN_ENTITY_NAME" "36 counter33 " "Found entity 36: counter33" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 1777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Saumya/Desktop/lab7/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Saumya/Desktop/lab7/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Saumya/Desktop/lab7/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Saumya/Desktop/lab7/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Saumya/Desktop/lab7/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Saumya/Desktop/lab7/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Saumya/Desktop/lab7/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Saumya/Desktop/lab7/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Saumya/Desktop/lab7/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Saumya/Desktop/lab7/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Saumya/Desktop/lab7/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Saumya/Desktop/lab7/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492543859556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(473) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(473): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 473 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(891) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(891): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 891 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(924) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(924): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 924 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "async_ctrl CP4_processor_sj166.v(952) " "Verilog HDL Implicit Net warning at CP4_processor_sj166.v(952): created implicit net for \"async_ctrl\"" {  } { { "CP4_processor_sj166.v" "" { Text "C:/Users/Saumya/Desktop/lab7/CP4_processor_sj166.v" 952 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(55) " "Verilog HDL Implicit Net warning at skeleton.v(55): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(98) " "Verilog HDL Implicit Net warning at skeleton.v(98): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(99) " "Verilog HDL Implicit Net warning at skeleton.v(99): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(99) " "Verilog HDL Implicit Net warning at skeleton.v(99): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Saumya/Desktop/lab7/skeleton.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_data processor.v(29) " "Verilog HDL Implicit Net warning at processor.v(29): created implicit net for \"debug_data\"" {  } { { "processor.v" "" { Text "C:/Users/Saumya/Desktop/lab7/processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543859556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492543859634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(16) " "Verilog HDL assignment warning at timer.v(16): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492543859634 "|timer"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "count timer.v(20) " "Verilog HDL Event Control warning at timer.v(20): posedge or negedge of vector \"count\" depends solely on its least-significant bit" {  } { { "timer.v" "" { Text "C:/Users/Saumya/Desktop/lab7/timer.v" 20 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1492543859634 "|timer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492543860290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saumya/Desktop/lab7/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Saumya/Desktop/lab7/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543860826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492543860951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492543860951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492543860995 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492543860995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492543860995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492543860995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492543861011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 15:31:01 2017 " "Processing ended: Tue Apr 18 15:31:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492543861011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492543861011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492543861011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492543861011 ""}
