/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:41 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_GMP_H__
#define BCHP_V3D_GMP_H__

/***************************************************************************
 *V3D_GMP - V3D Graphics Memory Protection Registers
 ***************************************************************************/
#define BCHP_V3D_GMP_GMPCS                       0x00bea800 /* [RW] GMP Control and Status */
#define BCHP_V3D_GMP_GMPCFG                      0x00bea804 /* [RW] GMP Configuration */
#define BCHP_V3D_GMP_GMPRVA                      0x00bea808 /* [RO] GMP read violation address */
#define BCHP_V3D_GMP_GMPRVT                      0x00bea80c /* [RO] GMP read violation type */
#define BCHP_V3D_GMP_GMPWVA                      0x00bea810 /* [RO] GMP write violation address */
#define BCHP_V3D_GMP_GMPWVT                      0x00bea814 /* [RO] GMP write violation type */
#define BCHP_V3D_GMP_GMPPTA                      0x00bea818 /* [RW] GMP proteciton table address */
#define BCHP_V3D_GMP_GMPCLD                      0x00bea81c /* [WO] GMP clear or load protection bits */
#define BCHP_V3D_GMP_GMPPLD                      0x00bea820 /* [WO] GMP preserve or load protection bits */

/***************************************************************************
 *GMPCS - GMP Control and Status
 ***************************************************************************/
/* V3D_GMP :: GMPCS :: GMPRST [31:31] */
#define BCHP_V3D_GMP_GMPCS_GMPRST_MASK                             0x80000000
#define BCHP_V3D_GMP_GMPCS_GMPRST_SHIFT                            31
#define BCHP_V3D_GMP_GMPCS_GMPRST_DEFAULT                          0x00000000

/* V3D_GMP :: GMPCS :: CLRPBITS [30:30] */
#define BCHP_V3D_GMP_GMPCS_CLRPBITS_MASK                           0x40000000
#define BCHP_V3D_GMP_GMPCS_CLRPBITS_SHIFT                          30
#define BCHP_V3D_GMP_GMPCS_CLRPBITS_DEFAULT                        0x00000000

/* V3D_GMP :: GMPCS :: reserved0 [29:17] */
#define BCHP_V3D_GMP_GMPCS_reserved0_MASK                          0x3ffe0000
#define BCHP_V3D_GMP_GMPCS_reserved0_SHIFT                         17

/* V3D_GMP :: GMPCS :: FSTALLS [16:16] */
#define BCHP_V3D_GMP_GMPCS_FSTALLS_MASK                            0x00010000
#define BCHP_V3D_GMP_GMPCS_FSTALLS_SHIFT                           16
#define BCHP_V3D_GMP_GMPCS_FSTALLS_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: AWBURST [15:15] */
#define BCHP_V3D_GMP_GMPCS_AWBURST_MASK                            0x00008000
#define BCHP_V3D_GMP_GMPCS_AWBURST_SHIFT                           15
#define BCHP_V3D_GMP_GMPCS_AWBURST_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: AWQBUSY [14:14] */
#define BCHP_V3D_GMP_GMPCS_AWQBUSY_MASK                            0x00004000
#define BCHP_V3D_GMP_GMPCS_AWQBUSY_SHIFT                           14
#define BCHP_V3D_GMP_GMPCS_AWQBUSY_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: AWOST [13:13] */
#define BCHP_V3D_GMP_GMPCS_AWOST_MASK                              0x00002000
#define BCHP_V3D_GMP_GMPCS_AWOST_SHIFT                             13
#define BCHP_V3D_GMP_GMPCS_AWOST_DEFAULT                           0x00000000

/* V3D_GMP :: GMPCS :: AWBWAIT [12:12] */
#define BCHP_V3D_GMP_GMPCS_AWBWAIT_MASK                            0x00001000
#define BCHP_V3D_GMP_GMPCS_AWBWAIT_SHIFT                           12
#define BCHP_V3D_GMP_GMPCS_AWBWAIT_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: reserved1 [11:11] */
#define BCHP_V3D_GMP_GMPCS_reserved1_MASK                          0x00000800
#define BCHP_V3D_GMP_GMPCS_reserved1_SHIFT                         11

/* V3D_GMP :: GMPCS :: ARQBUSY [10:10] */
#define BCHP_V3D_GMP_GMPCS_ARQBUSY_MASK                            0x00000400
#define BCHP_V3D_GMP_GMPCS_ARQBUSY_SHIFT                           10
#define BCHP_V3D_GMP_GMPCS_ARQBUSY_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: AROST [09:09] */
#define BCHP_V3D_GMP_GMPCS_AROST_MASK                              0x00000200
#define BCHP_V3D_GMP_GMPCS_AROST_SHIFT                             9
#define BCHP_V3D_GMP_GMPCS_AROST_DEFAULT                           0x00000000

/* V3D_GMP :: GMPCS :: ARDWAIT [08:08] */
#define BCHP_V3D_GMP_GMPCS_ARDWAIT_MASK                            0x00000100
#define BCHP_V3D_GMP_GMPCS_ARDWAIT_SHIFT                           8
#define BCHP_V3D_GMP_GMPCS_ARDWAIT_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: LDBUSY [07:07] */
#define BCHP_V3D_GMP_GMPCS_LDBUSY_MASK                             0x00000080
#define BCHP_V3D_GMP_GMPCS_LDBUSY_SHIFT                            7
#define BCHP_V3D_GMP_GMPCS_LDBUSY_DEFAULT                          0x00000000

/* V3D_GMP :: GMPCS :: reserved2 [06:04] */
#define BCHP_V3D_GMP_GMPCS_reserved2_MASK                          0x00000070
#define BCHP_V3D_GMP_GMPCS_reserved2_SHIFT                         4

/* V3D_GMP :: GMPCS :: CNTOVF [03:03] */
#define BCHP_V3D_GMP_GMPCS_CNTOVF_MASK                             0x00000008
#define BCHP_V3D_GMP_GMPCS_CNTOVF_SHIFT                            3
#define BCHP_V3D_GMP_GMPCS_CNTOVF_DEFAULT                          0x00000000

/* V3D_GMP :: GMPCS :: INVPROT [02:02] */
#define BCHP_V3D_GMP_GMPCS_INVPROT_MASK                            0x00000004
#define BCHP_V3D_GMP_GMPCS_INVPROT_SHIFT                           2
#define BCHP_V3D_GMP_GMPCS_INVPROT_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCS :: WRVIO [01:01] */
#define BCHP_V3D_GMP_GMPCS_WRVIO_MASK                              0x00000002
#define BCHP_V3D_GMP_GMPCS_WRVIO_SHIFT                             1
#define BCHP_V3D_GMP_GMPCS_WRVIO_DEFAULT                           0x00000000

/* V3D_GMP :: GMPCS :: RDVIO [00:00] */
#define BCHP_V3D_GMP_GMPCS_RDVIO_MASK                              0x00000001
#define BCHP_V3D_GMP_GMPCS_RDVIO_SHIFT                             0
#define BCHP_V3D_GMP_GMPCS_RDVIO_DEFAULT                           0x00000000

/***************************************************************************
 *GMPCFG - GMP Configuration
 ***************************************************************************/
/* V3D_GMP :: GMPCFG :: reserved0 [31:31] */
#define BCHP_V3D_GMP_GMPCFG_reserved0_MASK                         0x80000000
#define BCHP_V3D_GMP_GMPCFG_reserved0_SHIFT                        31

/* V3D_GMP :: GMPCFG :: CLRPBITS [30:30] */
#define BCHP_V3D_GMP_GMPCFG_CLRPBITS_MASK                          0x40000000
#define BCHP_V3D_GMP_GMPCFG_CLRPBITS_SHIFT                         30
#define BCHP_V3D_GMP_GMPCFG_CLRPBITS_DEFAULT                       0x00000000

/* V3D_GMP :: GMPCFG :: reserved1 [29:03] */
#define BCHP_V3D_GMP_GMPCFG_reserved1_MASK                         0x3ffffff8
#define BCHP_V3D_GMP_GMPCFG_reserved1_SHIFT                        3

/* V3D_GMP :: GMPCFG :: PGCRSEN [02:02] */
#define BCHP_V3D_GMP_GMPCFG_PGCRSEN_MASK                           0x00000004
#define BCHP_V3D_GMP_GMPCFG_PGCRSEN_SHIFT                          2
#define BCHP_V3D_GMP_GMPCFG_PGCRSEN_DEFAULT                        0x00000000

/* V3D_GMP :: GMPCFG :: FSTALL [01:01] */
#define BCHP_V3D_GMP_GMPCFG_FSTALL_MASK                            0x00000002
#define BCHP_V3D_GMP_GMPCFG_FSTALL_SHIFT                           1
#define BCHP_V3D_GMP_GMPCFG_FSTALL_DEFAULT                         0x00000000

/* V3D_GMP :: GMPCFG :: ENABLE [00:00] */
#define BCHP_V3D_GMP_GMPCFG_ENABLE_MASK                            0x00000001
#define BCHP_V3D_GMP_GMPCFG_ENABLE_SHIFT                           0
#define BCHP_V3D_GMP_GMPCFG_ENABLE_DEFAULT                         0x00000000

/***************************************************************************
 *GMPRVA - GMP read violation address
 ***************************************************************************/
/* V3D_GMP :: GMPRVA :: RDVIOADDR [31:00] */
#define BCHP_V3D_GMP_GMPRVA_RDVIOADDR_MASK                         0xffffffff
#define BCHP_V3D_GMP_GMPRVA_RDVIOADDR_SHIFT                        0
#define BCHP_V3D_GMP_GMPRVA_RDVIOADDR_DEFAULT                      0x00000000

/***************************************************************************
 *GMPRVT - GMP read violation type
 ***************************************************************************/
/* V3D_GMP :: GMPRVT :: reserved0 [31:25] */
#define BCHP_V3D_GMP_GMPRVT_reserved0_MASK                         0xfe000000
#define BCHP_V3D_GMP_GMPRVT_reserved0_SHIFT                        25

/* V3D_GMP :: GMPRVT :: RDVIOID [24:16] */
#define BCHP_V3D_GMP_GMPRVT_RDVIOID_MASK                           0x01ff0000
#define BCHP_V3D_GMP_GMPRVT_RDVIOID_SHIFT                          16
#define BCHP_V3D_GMP_GMPRVT_RDVIOID_DEFAULT                        0x00000000

/* V3D_GMP :: GMPRVT :: reserved1 [15:04] */
#define BCHP_V3D_GMP_GMPRVT_reserved1_MASK                         0x0000fff0
#define BCHP_V3D_GMP_GMPRVT_reserved1_SHIFT                        4

/* V3D_GMP :: GMPRVT :: RDVIOLEN [03:00] */
#define BCHP_V3D_GMP_GMPRVT_RDVIOLEN_MASK                          0x0000000f
#define BCHP_V3D_GMP_GMPRVT_RDVIOLEN_SHIFT                         0
#define BCHP_V3D_GMP_GMPRVT_RDVIOLEN_DEFAULT                       0x00000000

/***************************************************************************
 *GMPWVA - GMP write violation address
 ***************************************************************************/
/* V3D_GMP :: GMPWVA :: WRVIOADDR [31:00] */
#define BCHP_V3D_GMP_GMPWVA_WRVIOADDR_MASK                         0xffffffff
#define BCHP_V3D_GMP_GMPWVA_WRVIOADDR_SHIFT                        0
#define BCHP_V3D_GMP_GMPWVA_WRVIOADDR_DEFAULT                      0x00000000

/***************************************************************************
 *GMPWVT - GMP write violation type
 ***************************************************************************/
/* V3D_GMP :: GMPWVT :: reserved0 [31:25] */
#define BCHP_V3D_GMP_GMPWVT_reserved0_MASK                         0xfe000000
#define BCHP_V3D_GMP_GMPWVT_reserved0_SHIFT                        25

/* V3D_GMP :: GMPWVT :: WRVIOID [24:16] */
#define BCHP_V3D_GMP_GMPWVT_WRVIOID_MASK                           0x01ff0000
#define BCHP_V3D_GMP_GMPWVT_WRVIOID_SHIFT                          16
#define BCHP_V3D_GMP_GMPWVT_WRVIOID_DEFAULT                        0x00000000

/* V3D_GMP :: GMPWVT :: reserved1 [15:04] */
#define BCHP_V3D_GMP_GMPWVT_reserved1_MASK                         0x0000fff0
#define BCHP_V3D_GMP_GMPWVT_reserved1_SHIFT                        4

/* V3D_GMP :: GMPWVT :: WRVIOLEN [03:00] */
#define BCHP_V3D_GMP_GMPWVT_WRVIOLEN_MASK                          0x0000000f
#define BCHP_V3D_GMP_GMPWVT_WRVIOLEN_SHIFT                         0
#define BCHP_V3D_GMP_GMPWVT_WRVIOLEN_DEFAULT                       0x00000000

/***************************************************************************
 *GMPPTA - GMP proteciton table address
 ***************************************************************************/
/* V3D_GMP :: GMPPTA :: PTADDR [31:08] */
#define BCHP_V3D_GMP_GMPPTA_PTADDR_MASK                            0xffffff00
#define BCHP_V3D_GMP_GMPPTA_PTADDR_SHIFT                           8
#define BCHP_V3D_GMP_GMPPTA_PTADDR_DEFAULT                         0x00000000

/* V3D_GMP :: GMPPTA :: reserved_for_padding0 [07:00] */
#define BCHP_V3D_GMP_GMPPTA_reserved_for_padding0_MASK             0x000000ff
#define BCHP_V3D_GMP_GMPPTA_reserved_for_padding0_SHIFT            0

/***************************************************************************
 *GMPCLD - GMP clear or load protection bits
 ***************************************************************************/
/* V3D_GMP :: GMPCLD :: CLDLBITS [31:00] */
#define BCHP_V3D_GMP_GMPCLD_CLDLBITS_MASK                          0xffffffff
#define BCHP_V3D_GMP_GMPCLD_CLDLBITS_SHIFT                         0
#define BCHP_V3D_GMP_GMPCLD_CLDLBITS_DEFAULT                       0x00000000

/***************************************************************************
 *GMPPLD - GMP preserve or load protection bits
 ***************************************************************************/
/* V3D_GMP :: GMPPLD :: PLDLBITS [31:00] */
#define BCHP_V3D_GMP_GMPPLD_PLDLBITS_MASK                          0xffffffff
#define BCHP_V3D_GMP_GMPPLD_PLDLBITS_SHIFT                         0
#define BCHP_V3D_GMP_GMPPLD_PLDLBITS_DEFAULT                       0x00000000

#endif /* #ifndef BCHP_V3D_GMP_H__ */

/* End of File */
