INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'SHAOQIAN' on host 'desktop-6cavdas' (Windows NT_amd64 version 6.2) on Sun Jul 16 23:50:15 +1000 2023
INFO: [HLS 200-10] In directory 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS'
Sourcing Tcl script 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHZ-copy/csynth.tcl'
INFO: [HLS 200-1510] Running: source E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHZ-copy/csynth.tcl
INFO: [HLS 200-1510] Running: open_project model-vitis 
INFO: [HLS 200-10] Opening project 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis'.
INFO: [HLS 200-1510] Running: set_top SkyNet 
INFO: [HLS 200-1510] Running: add_files conv1x1.cc 
INFO: [HLS 200-10] Adding design file 'conv1x1.cc' to the project
INFO: [HLS 200-1510] Running: add_files dwconv3x3.cc 
INFO: [HLS 200-10] Adding design file 'dwconv3x3.cc' to the project
INFO: [HLS 200-1510] Running: add_files net_hls.cc 
INFO: [HLS 200-10] Adding design file 'net_hls.cc' to the project
INFO: [HLS 200-1510] Running: add_files net_hls.h 
INFO: [HLS 200-10] Adding design file 'net_hls.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/0.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/0.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/1.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/1.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/10.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/11.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/11.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/2.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/2.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/3.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/3.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/4.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/4.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/5.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/5.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/6.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/6.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/7.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/7.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/8.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/8.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/9.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/9.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb golden_c.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'golden_c.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb output_verify.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'output_verify.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb reorder_weight.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'reorder_weight.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_0_3.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_0_3.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_4_7.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_4_7.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_8_11.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_8_11.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb weights_floating.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'weights_floating.bin' to the project
INFO: [HLS 200-1510] Running: open_solution 250MHZ-copy -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHZ-copy'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_buffer_impl=lutram
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_interface -m_axi_buffer_impl lutram 
INFO: [HLS 200-1510] Running: source ./model-vitis/250MHZ-copy/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name SkyNet SkyNet 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl uram -type ram_2p SkyNet FM_buf_acc 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl lutram -type ram_2p SkyNet weight_buf_1x1 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl lutram -type ram_2p SkyNet weight_buf_3x3 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_1 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_2 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_3 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_4 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -factor 2 -type cyclic SkyNet FM_buf_1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -factor 2 -type cyclic SkyNet FM_buf_2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -factor 2 -type cyclic SkyNet FM_buf_3 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -factor 2 -type cyclic SkyNet FM_buf_4 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 60660
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.115 seconds; current allocated memory: 647.344 MB.
INFO: [HLS 200-10] Analyzing design file 'net_hls.cc' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'CONV_1x1', expects function/operation (net_hls.cc:805:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'DW_CONV_3x3', expects function/operation (net_hls.cc:806:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'Relu_Max_Pooling', expects function/operation (net_hls.cc:807:34)
WARNING: [HLS 207-5555] unexpected pragma argument 'load_image_chunk_norm', expects function/operation (net_hls.cc:808:34)
INFO: [HLS 200-10] Analyzing design file 'dwconv3x3.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv1x1.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.479 seconds; current allocated memory: 654.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:216:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1635:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi54ELb0EEC2EDq54_j' into 'ap_int_base<54, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:545:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:654:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:618:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:588:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:19)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi512ELb0EEC2EDq512_j' into 'ap_int_base<512, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base(int)' into 'ap_uint<512>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::ap_range_ref(ap_int_base<512, false>*, int, int)' into 'ap_int_base<512, false>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::get() const' into 'ap_int_base<512, false>::ap_int_base<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base<512, false>(ap_range_ref<512, false> const&)' into 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:376:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<512, false>(ap_int_base<512, false> const&)' into 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:376:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::af_range_ref(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int)' into 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base<512, false>(ap_range_ref<512, false> const&)' into 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_int_base<512, false> const&)' into 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:381:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:381:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:381:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:377:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:377:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_3x3_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_uint<512> (*) [3])' (net_hls.cc:377:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_bias_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_uint<512>)' (net_hls.cc:393:29)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_bias_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_uint<512>)' (net_hls.cc:393:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_bias_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_uint<512>)' (net_hls.cc:393:10)
INFO: [HLS 214-131] Inlining function 'af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:364:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:364:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:364:35)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:361:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:361:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_weight_1x1_from_axi(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_uint<512>*)' (net_hls.cc:361:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::to_uint() const' into 'load_image_chunk_norm(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<8>*, int, int, int, int)' (net_hls.cc:522:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::to_uint() const' into 'load_image_chunk_norm(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<8>*, int, int, int, int)' (net_hls.cc:540:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::to_uint() const' into 'load_image_chunk_norm(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<8>*, int, int, int, int)' (net_hls.cc:531:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:829:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb1EEC2EDq9_i' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<20, 7, true>::plus ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<20, 7, true>::plus ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<20, 7, true>::plus ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb0EEC2EDq21_j' into 'ap_int_base<21, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::ap_int_base(int)' into 'ap_int_base<21, false>::RType<21, false>::arg1 operator>><21, false>(ap_int_base<21, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<21, false>(ap_int_base<21, false> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<21, false>::arg1 operator>><21, false>(ap_int_base<21, false> const&, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<21, false>(ap_int_base<21, false> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::RType<21, false>::arg1 operator>><21, false>(ap_int_base<21, false> const&, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:829:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<20, 7, true>::plus ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1649:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:9938)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1650:367)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator<<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:10565)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator<<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:2376:10554)
INFO: [HLS 214-131] Inlining function 'bool operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' into 'relu_single(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:274:8)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&, int)' into 'relu_single(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:276:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'DW_CONV_3x3(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dwconv3x3.cc:40:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'DW_CONV_3x3(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dwconv3x3.cc:40:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'DW_CONV_3x3(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dwconv3x3.cc:41:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'DW_CONV_3x3(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3][3], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dwconv3x3.cc:41:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb1EEC2EDq12_i' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:829:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb1EEC2EDq12_i' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:33:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:67:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:65:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:64:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:62:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:61:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:60:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:59:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:57:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:56:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:55:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:54:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:53:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:52:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:51:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<32, 10, true>::plus ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:50:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:48:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:47:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:46:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:45:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:44:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:43:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:42:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:41:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:40:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:39:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:38:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:37:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:36:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:35:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<9, 3, true>::mult ap_fixed_base<11, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_engine_16(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (conv1x1.cc:34:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb1EEC2EDq13_i' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi13ELb0EEC2EDq13_j' into 'ap_int_base<13, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'CONV_1x1(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32])' (conv1x1.cc:118:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb0EEC2EDq12_j' into 'ap_int_base<12, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base(int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:829:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb1EEC2EDq9_i' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)'
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'relu_max(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:569:7)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'relu_max(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:575:8)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'relu_max(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:572:7)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::af_range_ref(ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int)' into 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi512ELb0EEC2EDq512_j' into 'ap_int_base<512, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, false>(ap_int_base<9, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, false>(ap_int_base<9, false> const&)' into 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:405:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:615:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:615:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:615:40)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:612:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:612:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:612:52)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:609:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:609:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:609:52)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:605:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:605:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'Relu_Max_Pooling(ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, int, int, int, int, int, int, int)' (net_hls.cc:605:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base<512, false>(ap_range_ref<512, false> const&)' into 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_int_base<512, false> const&)' into 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:443:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:443:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:443:34)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:439:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:439:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw1_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:439:51)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:466:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:466:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:466:34)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:462:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:462:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_dw2_pool_from_DDR(ap_uint<512>*, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int, int, int, int)' (net_hls.cc:462:51)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:324:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:324:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:324:37)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:322:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:322:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'relu_copy_buf_to_DDR_acc(ap_uint<512>*, int, ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:322:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_buf_from_DDR(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, int)' (net_hls.cc:345:35)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_buf_from_DDR(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, int)' (net_hls.cc:345:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_buf_from_DDR(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_uint<512>*, int)' (net_hls.cc:345:16)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:299:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:299:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:299:37)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>& ap_range_ref<512, false>::operator=<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:297:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:297:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'relu_copy_buf_to_DDR(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:297:36)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::af_range_ref(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base<512, false>(ap_range_ref<512, false> const&)' into 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_int_base<512, false> const&)' into 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:738:85)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:738:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:738:96)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:737:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:737:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:737:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:736:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:736:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:736:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:735:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:735:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:735:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:733:85)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:733:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:733:96)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:732:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:732:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:732:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:731:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:731:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:731:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:730:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:730:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:730:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:728:85)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:728:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:728:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:727:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:727:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:727:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:726:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:726:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:726:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:725:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:725:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:725:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:723:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:723:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:723:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:722:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:722:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:722:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:721:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:721:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:721:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:720:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:720:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:720:89)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:717:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:717:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:717:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:716:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:716:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:716:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:715:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:715:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:715:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:714:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:714:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:714:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:712:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:712:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:712:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:711:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:711:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:711:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:710:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:710:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:710:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:709:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:709:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:709:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:707:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:707:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:707:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:706:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:706:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:706:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:705:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:705:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:705:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:704:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:704:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:704:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:702:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:702:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:702:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:701:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:701:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:701:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:700:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:700:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:700:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:699:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:699:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:699:88)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:697:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:697:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:697:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:696:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:696:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:696:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:695:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:695:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:695:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:694:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:694:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:694:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:692:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:692:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:692:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:691:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:691:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:691:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:690:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:690:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:690:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:689:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:689:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:689:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:687:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:687:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:687:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:686:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:686:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:686:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:685:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:685:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:685:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:684:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:684:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:684:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:682:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:682:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:682:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:681:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:681:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:681:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:680:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:680:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:680:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:679:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:679:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:679:88)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:676:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:676:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:676:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:675:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:675:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:675:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:674:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:674:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:674:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:673:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:673:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:673:91)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:671:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:671:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:671:95)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:670:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:670:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:670:93)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:669:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:669:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:669:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:668:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:668:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:668:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:666:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:666:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:666:94)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:665:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:665:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:665:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:664:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:664:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:664:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:663:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:663:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:663:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:661:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:661:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:661:92)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:660:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:660:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:660:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:659:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:659:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:659:90)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<512, false>(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:658:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:658:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:658:88)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:654:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:654:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:654:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:653:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:653:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:653:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:652:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:652:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:652:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:651:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:651:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:651:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:650:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:650:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:650:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:649:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:649:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:649:56)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:648:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:648:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:648:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:647:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:647:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:647:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:646:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:646:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:646:55)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:645:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:645:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:645:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:644:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:644:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:644:55)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:643:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:643:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:643:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:642:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:642:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:642:55)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:641:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:641:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:641:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:640:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:640:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:640:54)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<512, false>::operator=(ap_range_ref<512, false> const&)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:639:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:639:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::range(int, int)' into 'load_and_reorg_part(ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], int, int)' (net_hls.cc:639:53)
INFO: [HLS 214-131] Inlining function 'af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::get() const' into 'ap_int_base<12, false>::ap_int_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:403:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::ap_int_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:335:32)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, false>(ap_int_base<12, false> const&)' into 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_ref.h:336:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:766:48)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:767:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:767:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:767:50)
INFO: [HLS 214-131] Inlining function 'af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>& af_range_ref<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(af_range_ref<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:766:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 3, true, (ap_q_mode)0, (ap_o_mode)0, 0>::range(int, int)' into 'local_buf_copy(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:766:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:545:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:654:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:625:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:618:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:588:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:559:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:552:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed<32, 4, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:217:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<12, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1196:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, false>::countLeadingZeros() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1097:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1126:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1181:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<32, false>::countLeadingZeros() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1196:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::countLeadingZeros() const' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1097:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1126:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_float() const' into 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1181:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:261:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:260:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:259:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:258:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:257:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:252:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:251:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:250:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:249:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:248:23)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:237:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:223:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:41:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:55:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:200:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:199:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:198:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:197:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:196:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:191:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:190:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:189:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:188:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:187:23)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:176:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:162:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:66:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:67:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:68:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:140:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:139:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:138:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:137:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:136:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:131:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:130:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:129:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:128:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:127:23)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:116:26)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:102:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:69:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:70:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:75:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:79:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:78:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:77:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator float() const' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:76:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_481_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:481:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_765_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:765:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_294_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:294:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:343:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_319_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:319:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_463_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:463:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_440_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:440:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_600_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:600:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_116_4' is marked as complete unroll implied by the pipeline pragma (conv1x1.cc:116:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_403_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:403:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_8' is marked as complete unroll implied by the pipeline pragma (dwconv3x3.cc:52:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_5' is marked as complete unroll implied by the pipeline pragma (dwconv3x3.cc:39:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:418:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_362_2' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:362:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_378_3' is marked as complete unroll implied by the pipeline pragma (net_hls.cc:378:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_481_3' (net_hls.cc:481:20) in function 'clear_buffer' completely with a factor of 32 (net_hls.cc:477:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_3' (net_hls.cc:765:20) in function 'local_buf_copy' completely with a factor of 32 (net_hls.cc:761:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_294_3' (net_hls.cc:294:22) in function 'relu_copy_buf_to_DDR' completely with a factor of 32 (net_hls.cc:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_3' (net_hls.cc:343:22) in function 'load_buf_from_DDR' completely with a factor of 32 (net_hls.cc:334:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_319_3' (net_hls.cc:319:22) in function 'relu_copy_buf_to_DDR_acc' completely with a factor of 32 (net_hls.cc:310:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_463_3' (net_hls.cc:463:22) in function 'load_dw2_pool_from_DDR' completely with a factor of 32 (net_hls.cc:455:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_440_3' (net_hls.cc:440:22) in function 'load_dw1_pool_from_DDR' completely with a factor of 32 (net_hls.cc:432:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_600_3' (net_hls.cc:600:22) in function 'Relu_Max_Pooling' completely with a factor of 32 (net_hls.cc:588:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_4' (conv1x1.cc:116:20) in function 'CONV_1x1' completely with a factor of 32 (conv1x1.cc:94:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_3' (net_hls.cc:403:20) in function 'set_bias_1x1' completely with a factor of 32 (net_hls.cc:399:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_8' (dwconv3x3.cc:52:19) in function 'DW_CONV_3x3' completely with a factor of 32 (dwconv3x3.cc:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_5' (dwconv3x3.cc:39:19) in function 'DW_CONV_3x3' completely with a factor of 32 (dwconv3x3.cc:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_3' (net_hls.cc:418:20) in function 'set_bias_3x3' completely with a factor of 32 (net_hls.cc:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_362_2' (net_hls.cc:362:21) in function 'load_weight_1x1_from_axi' completely with a factor of 32 (net_hls.cc:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_1' (net_hls.cc:391:20) in function 'load_bias_from_axi' completely with a factor of 32 (net_hls.cc:390:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_3' (net_hls.cc:378:22) in function 'load_weight_3x3_from_axi' completely with a factor of 32 (net_hls.cc:372:0)
INFO: [HLS 214-178] Inlining function 'load_weights(ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [16], int) (.315.329.337)' into 'CONV_1x1(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<11, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [32])' (conv1x1.cc:94:0)
INFO: [HLS 214-178] Inlining function 'relu_single(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'relu_max(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>)' (net_hls.cc:566:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<32, 4, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(double)' into 'compute_bounding_box(float (*) [5], int (*) [3], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' (net_hls.cc:26:0)
INFO: [HLS 214-178] Inlining function 'load_and_reorg(ap_uint<512>*, int, ap_uint<512>*, int, ap_uint<512>*, int, ap_uint<512>*, int, ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84], ap_fixed<12, 4, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [44][84])' into 'SkyNet(ap_uint<8>*, ap_uint<512> (*) [32], ap_uint<512> (*) [3][3], ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, ap_uint<512>*, float (*) [32][44][84], float (*) [5], int (*) [3])' (net_hls.cc:787:0)
INFO: [HLS 214-248] Applying array_partition to 'weight_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (conv1x1.cc:101:8)
INFO: [HLS 214-248] Applying array_partition to 'FM_buf_1': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (net_hls.cc:818:9)
INFO: [HLS 214-248] Applying array_partition to 'FM_buf_2': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (net_hls.cc:819:9)
INFO: [HLS 214-248] Applying array_partition to 'FM_buf_3': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (net_hls.cc:820:9)
INFO: [HLS 214-248] Applying array_partition to 'FM_buf_4': Complete partitioning on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (net_hls.cc:821:9)
INFO: [HLS 214-248] Applying array_partition to 'FM_buf_acc': Complete partitioning on dimension 1. (net_hls.cc:822:13)
INFO: [HLS 214-248] Applying array_partition to 'weight_buf_1x1': Complete partitioning on dimension 2. (net_hls.cc:825:9)
INFO: [HLS 214-248] Applying array_partition to 'weight_buf_3x3': Complete partitioning on dimension 2. (net_hls.cc:826:9)
INFO: [HLS 214-248] Applying array_partition to 'bias_buf': Complete partitioning on dimension 2. (net_hls.cc:827:9)
INFO: [HLS 214-241] Aggregating maxi variable 'DDR_buf_burst' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'DDR_dw2_pool_out_PL_burst' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'DDR_dw1_pool_out_PL_burst' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'conv_weight_3x3_all' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'conv_weight_1x1_all' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'image_in_raw_pad' with compact=none mode in 8-bits
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_31'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_30'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_29'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_28'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_27'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_26'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_25'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_24'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_23'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_22'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_21'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_20'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_19'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_18'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_17'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_15'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_14'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_13'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_12'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_11'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_10'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_9'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_8'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_7'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_6'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_5'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_4'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1156:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_31'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_30'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_29'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_28'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_27'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_26'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_25'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_24'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_23'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_22'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_21'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_20'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_19'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_18'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_17'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_15'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_14'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_13'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_12'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_11'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_10'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_9'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_8'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_7'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_6'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_5'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_4'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:1142:3)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_31'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_30'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_29'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_28'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_27'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_26'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_25'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_24'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_23'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_22'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_21'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_20'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_19'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_18'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_17'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_15'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_14'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_13'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_12'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_11'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_10'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_9'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_8'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_7'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_6'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_5'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_4'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:954:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_31'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_30'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_29'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_28'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_27'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_26'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_25'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_24'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_23'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_22'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_21'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_20'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_19'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_18'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_17'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_15'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_14'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_13'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_12'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_11'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_10'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_9'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_8'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_7'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_6'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_5'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_4'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:950:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_31'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_30'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_29'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_28'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_27'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_26'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_25'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_24'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_23'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_22'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_21'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_20'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_19'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_18'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_17'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_15'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_14'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_13'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_12'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_11'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_10'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_9'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_8'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_7'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_6'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_5'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_4'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'bias_buf_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (net_hls.cc:900:4)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 512 in loop 'VITIS_LOOP_373_1'(net_hls.cc:373:20) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:373:20)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 in loop 'VITIS_LOOP_358_1'(net_hls.cc:358:20) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:358:20)
INFO: [HLS 214-115] Multiple burst reads of length 82 and bit width 512 in loop 'VITIS_LOOP_436_2'(net_hls.cc:436:21) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:436:21)
INFO: [HLS 214-115] Multiple burst reads of length 82 and bit width 512 in loop 'VITIS_LOOP_459_2'(net_hls.cc:459:21) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:459:21)
INFO: [HLS 214-115] Multiple burst writes of length 3696 and bit width 512 in loop 'VITIS_LOOP_313_1'(net_hls.cc:313:20) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:313:20)
INFO: [HLS 214-115] Multiple burst reads of length 3696 and bit width 512 in loop 'VITIS_LOOP_337_1'(net_hls.cc:337:20) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:337:20)
INFO: [HLS 214-115] Multiple burst writes of length 3696 and bit width 512 in loop 'VITIS_LOOP_287_1'(net_hls.cc:287:20) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:287:20)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:628:117)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:27:14)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:270:1)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 512 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:842:34)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:885:34)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 512 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (net_hls.cc:935:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 27.083 seconds; current allocated memory: 672.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 672.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.663 seconds; current allocated memory: 752.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.939 seconds; current allocated memory: 803.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_636_2' (net_hls.cc:638) in function 'load_and_reorg_part' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_2' (net_hls.cc:27) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_4' (net_hls.cc:27) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_6' (net_hls.cc:99) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_8' (net_hls.cc:27) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_10' (net_hls.cc:159) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_173_12' (net_hls.cc:27) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_14' (net_hls.cc:30) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_16' (net_hls.cc:27) in function 'compute_bounding_box' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_636_2' (net_hls.cc:638) in function 'load_and_reorg_part' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_656_3' (net_hls.cc:656) in function 'load_and_reorg_part' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.1' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.2' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.3' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.4' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.5' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.6' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.7' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.8' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.9' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.10' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.11' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.12' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.13' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.14' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.15' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.16' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.17' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.18' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.19' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.20' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.21' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.22' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.23' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.24' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.25' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.26' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.27' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.28' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.29' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.30' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias_buf.V.31' (net_hls.cc:827) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.1' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.2' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.3' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.4' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.5' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.6' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.7' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.8' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.9' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.10' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.11' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.12' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.13' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.14' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.15' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.16' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.17' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.18' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.19' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.20' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.21' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.22' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.23' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.24' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.25' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.26' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.27' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.28' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.29' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.30' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buf.V.31' (net_hls.cc:827) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:316:9) to (net_hls.cc:315:21) in function 'relu_copy_buf_to_DDR_acc'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (conv1x1.cc:71:1) in function 'compute_engine_16'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:66:23) to (net_hls.cc:72:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:75:23) to (net_hls.cc:80:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:127:23) to (net_hls.cc:133:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:136:23) to (net_hls.cc:141:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:187:23) to (net_hls.cc:193:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:196:23) to (net_hls.cc:201:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:248:23) to (net_hls.cc:254:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:257:23) to (net_hls.cc:262:2) in function 'compute_bounding_box'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (net_hls.cc:598:9) to (net_hls.cc:608:8) in function 'Relu_Max_Pooling'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dwconv3x3.cc:38:9) in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DW_CONV_3x3'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'load_image_chunk_norm' (net_hls.cc:515:21)...33 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_dw2_pool_from_DDR' (net_hls.cc:456:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'load_dw1_pool_from_DDR' (net_hls.cc:433:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_engine_16' (conv1x1.cc:71:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SkyNet' (net_hls.cc:10:23)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Relu_Max_Pooling' (net_hls.cc:590:21)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 19.81 seconds; current allocated memory: 898.387 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_415_1' (net_hls.cc:415:28) in function 'set_bias_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_400_1' (net_hls.cc:400:28) in function 'set_bias_1x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_313_1' (net_hls.cc:313:28) in function 'relu_copy_buf_to_DDR_acc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_287_1' (net_hls.cc:287:28) in function 'relu_copy_buf_to_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_762_1' (net_hls.cc:762:28) in function 'local_buf_copy'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_1' (net_hls.cc:373:28) in function 'load_weight_3x3_from_axi'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_519_1' (net_hls.cc:519:28) in function 'load_image_chunk_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_528_3' (net_hls.cc:515:9) in function 'load_image_chunk_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_537_5' (net_hls.cc:515:9) in function 'load_image_chunk_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_458_1' (net_hls.cc:456:11) in function 'load_dw2_pool_from_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_435_1' (net_hls.cc:433:11) in function 'load_dw1_pool_from_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_1' (net_hls.cc:337:28) in function 'load_buf_from_DDR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_635_1' (net_hls.cc:635:28) in function 'load_and_reorg_part'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (net_hls.cc:27:14) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_3' (net_hls.cc:27:14) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_5' (net_hls.cc:98:30) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_7' (net_hls.cc:27:14) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_9' (net_hls.cc:158:31) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_11' (net_hls.cc:27:14) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_13' (net_hls.cc:219:32) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_15' (net_hls.cc:27:14) in function 'compute_bounding_box'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_1' (net_hls.cc:478:28) in function 'clear_buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_596_1' (net_hls.cc:590:11) in function 'Relu_Max_Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_3' (dwconv3x3.cc:36:29) in function 'DW_CONV_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_2' (dwconv3x3.cc:35:28) in function 'DW_CONV_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (dwconv3x3.cc:34:27) in function 'DW_CONV_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_6' (dwconv3x3.cc:49:28) in function 'DW_CONV_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (conv1x1.cc:101:8) in function 'CONV_1x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_2' (conv1x1.cc:112:29) in function 'CONV_1x1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_106_1' (conv1x1.cc:101:8) in function 'CONV_1x1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0_1' (net_hls.cc:420:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0_0' (net_hls.cc:421:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0' (net_hls.cc:405:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0' (net_hls.cc:406:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dest_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'img_buf_0_0' (net_hls.cc:522:19)
INFO: [HLS 200-472] Inferring partial write operation for 'img_buf_1_0' (net_hls.cc:531:19)
INFO: [HLS 200-472] Inferring partial write operation for 'img_buf_2_0' (net_hls.cc:540:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf_out_4_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0' (net_hls.cc:483:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_0' (net_hls.cc:484:20)
INFO: [HLS 200-472] Inferring partial write operation for 'top_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'top_0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'top_0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'top_0_1' (dwconv3x3.cc:53:21)
INFO: [HLS 200-472] Inferring partial write operation for 'top_0_0' (dwconv3x3.cc:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'top_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'top_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'top_1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.138 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SkyNet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_373_1_VITIS_LOOP_374_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_373_1_VITIS_LOOP_374_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.01 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_3x3_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_358_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight_1x1_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_519_1_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln519) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_519_1_VITIS_LOOP_520_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_519_1_VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_528_3_VITIS_LOOP_529_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln528) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_3_VITIS_LOOP_529_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_528_3_VITIS_LOOP_529_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_537_5_VITIS_LOOP_538_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln537) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_5_VITIS_LOOP_538_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_537_5_VITIS_LOOP_538_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_image_chunk_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln517) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_bias_3x3_Pipeline_VITIS_LOOP_415_1_VITIS_LOOP_416_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln416) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_415_1_VITIS_LOOP_416_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_415_1_VITIS_LOOP_416_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_bias_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1273_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4'.
WARNING: [HLS 200-885] The II Violation in module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4'): Unable to schedule 'store' operation ('top_0_1_addr_write_ln377') of variable '__Val2__' on array 'top_0_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'top_0_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.886 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_single'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu_single'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.265 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_49_6_VITIS_LOOP_50_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_6_VITIS_LOOP_50_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_49_6_VITIS_LOOP_50_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_CONV_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_bias_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln400) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_1_VITIS_LOOP_401_2'.
WARNING: [HLS 200-885] The II Violation in module 'set_bias_1x1' (loop 'VITIS_LOOP_400_1_VITIS_LOOP_401_2'): Unable to schedule 'store' operation ('buf_0_addr_write_ln405', net_hls.cc:405) of variable 'shl_i_i_i' on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_400_1_VITIS_LOOP_401_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.659 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV_1x1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_80_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 1.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'compute_engine_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 7, function 'compute_engine_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV_1x1_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_113_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln112_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_2_VITIS_LOOP_113_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_112_2_VITIS_LOOP_113_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.192 seconds; current allocated memory: 1.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'relu_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.713 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_Max_Pooling_Pipeline_VITIS_LOOP_596_1_VITIS_LOOP_597_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_596_1_VITIS_LOOP_597_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_596_1_VITIS_LOOP_597_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.691 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu_Max_Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln591_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln591) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.194 seconds; current allocated memory: 1.573 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dw1_pool_from_DDR_Pipeline_VITIS_LOOP_436_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln433_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_435_1_VITIS_LOOP_436_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_435_1_VITIS_LOOP_436_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.186 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dw1_pool_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dw2_pool_from_DDR_Pipeline_VITIS_LOOP_459_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_1_VITIS_LOOP_459_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_458_1_VITIS_LOOP_459_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dw2_pool_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_1_VITIS_LOOP_315_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_313_1_VITIS_LOOP_315_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_copy_buf_to_DDR_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln313) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 1.588 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln337) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1_VITIS_LOOP_339_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_337_1_VITIS_LOOP_339_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.189 seconds; current allocated memory: 1.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_buf_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln335) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_1_VITIS_LOOP_290_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_287_1_VITIS_LOOP_290_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_copy_buf_to_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('buf_out_1_0_0_addr_1_write_ln294') of variable 'trunc_ln628_6' on array 'buf_out_1_0_0' and 'store' operation ('buf_out_1_0_0_addr_write_ln294') of variable 'trunc_ln628_4' on array 'buf_out_1_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('buf_out_4_0_addr_1_write_ln294') of variable 'tmp_245' on array 'buf_out_4_0' and 'load' operation ('buf_out_4_0_load') on array 'buf_out_4_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('buf_out_4_0_addr_1_write_ln294') of variable 'tmp_245' on array 'buf_out_4_0' and 'load' operation ('buf_out_4_0_load') on array 'buf_out_4_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('buf_out_4_0_addr_2_write_ln294') of variable 'tmp_246' on array 'buf_out_4_0' and 'load' operation ('buf_out_4_0_load') on array 'buf_out_4_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to schedule bus read operation ('__Val2__') on port 'INPUT_r' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' (loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'): Unable to schedule bus read operation ('__Val2__') on port 'INPUT_r' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 29, loop 'VITIS_LOOP_635_1_VITIS_LOOP_636_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_and_reorg_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln633) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'local_buf_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln762_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln763) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_762_1_VITIS_LOOP_763_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_762_1_VITIS_LOOP_763_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln478) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_478_1_VITIS_LOOP_479_2'.
WARNING: [HLS 200-885] The II Violation in module 'clear_buffer' (loop 'VITIS_LOOP_478_1_VITIS_LOOP_479_2'): Unable to schedule 'store' operation ('buf_0_addr_write_ln483', net_hls.cc:483) of constant 0 on array 'buf_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_478_1_VITIS_LOOP_479_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln837) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln837) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3_VITIS_LOOP_52_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_51_3_VITIS_LOOP_52_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_98_5_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln837) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_5_VITIS_LOOP_99_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_98_5_VITIS_LOOP_99_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln837) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_7_VITIS_LOOP_113_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_112_7_VITIS_LOOP_113_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_159_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_9_VITIS_LOOP_159_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_158_9_VITIS_LOOP_159_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_172_11_VITIS_LOOP_173_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln172) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_11_VITIS_LOOP_173_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_172_11_VITIS_LOOP_173_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_219_13_VITIS_LOOP_220_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_13_VITIS_LOOP_220_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_219_13_VITIS_LOOP_220_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box_Pipeline_VITIS_LOOP_233_15_VITIS_LOOP_234_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln233) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_233_15_VITIS_LOOP_234_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_233_15_VITIS_LOOP_234_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_bounding_box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1090_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 1.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SkyNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.983 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.963 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2' pipeline 'VITIS_LOOP_373_1_VITIS_LOOP_374_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_3x3_from_axi_Pipeline_VITIS_LOOP_373_1_VITIS_LOOP_374_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.007 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_3x3_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_3x3_from_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_from_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1' pipeline 'VITIS_LOOP_358_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_1x1_from_axi_Pipeline_VITIS_LOOP_358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight_1x1_from_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight_1x1_from_axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_519_1_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_519_1_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_519_1_VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_image_chunk_norm_Pipeline_VITIS_LOOP_519_1_VITIS_LOOP_520_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_528_3_VITIS_LOOP_529_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_528_3_VITIS_LOOP_529_4' pipeline 'VITIS_LOOP_528_3_VITIS_LOOP_529_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_image_chunk_norm_Pipeline_VITIS_LOOP_528_3_VITIS_LOOP_529_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_537_5_VITIS_LOOP_538_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_image_chunk_norm_Pipeline_VITIS_LOOP_537_5_VITIS_LOOP_538_6' pipeline 'VITIS_LOOP_537_5_VITIS_LOOP_538_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_image_chunk_norm_Pipeline_VITIS_LOOP_537_5_VITIS_LOOP_538_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_image_chunk_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_image_chunk_norm'.
INFO: [RTMG 210-279] Implementing memory 'SkyNet_load_image_chunk_norm_img_norm_ch_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_bias_3x3_Pipeline_VITIS_LOOP_415_1_VITIS_LOOP_416_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_bias_3x3_Pipeline_VITIS_LOOP_415_1_VITIS_LOOP_416_2' pipeline 'VITIS_LOOP_415_1_VITIS_LOOP_416_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_bias_3x3_Pipeline_VITIS_LOOP_415_1_VITIS_LOOP_416_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_bias_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_bias_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_9s_16s_20_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_9_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_CONV_3x3_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_3_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.104 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_single' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_single'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 9.967 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_49_6_VITIS_LOOP_50_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_CONV_3x3_Pipeline_VITIS_LOOP_49_6_VITIS_LOOP_50_7' pipeline 'VITIS_LOOP_49_6_VITIS_LOOP_50_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_CONV_3x3_Pipeline_VITIS_LOOP_49_6_VITIS_LOOP_50_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_CONV_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_CONV_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_bias_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_bias_1x1' pipeline 'VITIS_LOOP_400_1_VITIS_LOOP_401_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_bias_1x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.868 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV_1x1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CONV_1x1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_80_2' pipeline 'VITIS_LOOP_78_1_VITIS_LOOP_80_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'CONV_1x1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_80_2' is 5653, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_325_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV_1x1_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.392 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_engine_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_9s_20s_21_4_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_9s_20_4_0': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_engine_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.186 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV_1x1_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_113_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CONV_1x1_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_113_3' pipeline 'VITIS_LOOP_112_2_VITIS_LOOP_113_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'CONV_1x1_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_113_3' is 5312 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_9_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV_1x1_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_113_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'CONV_1x1' is 5633 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV_1x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.408 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.258 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_Max_Pooling_Pipeline_VITIS_LOOP_596_1_VITIS_LOOP_597_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Relu_Max_Pooling_Pipeline_VITIS_LOOP_596_1_VITIS_LOOP_597_2' pipeline 'VITIS_LOOP_596_1_VITIS_LOOP_597_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_Max_Pooling_Pipeline_VITIS_LOOP_596_1_VITIS_LOOP_597_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu_Max_Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_14ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_16ns_9ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_12ns_12s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_17ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_19ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_Max_Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 14.292 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dw1_pool_from_DDR_Pipeline_VITIS_LOOP_436_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dw1_pool_from_DDR_Pipeline_VITIS_LOOP_436_2' pipeline 'VITIS_LOOP_435_1_VITIS_LOOP_436_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dw1_pool_from_DDR_Pipeline_VITIS_LOOP_436_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.268 seconds; current allocated memory: 2.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dw1_pool_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dw1_pool_from_DDR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.479 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dw2_pool_from_DDR_Pipeline_VITIS_LOOP_459_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dw2_pool_from_DDR_Pipeline_VITIS_LOOP_459_2' pipeline 'VITIS_LOOP_458_1_VITIS_LOOP_459_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dw2_pool_from_DDR_Pipeline_VITIS_LOOP_459_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dw2_pool_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_14ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dw2_pool_from_DDR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2' pipeline 'VITIS_LOOP_313_1_VITIS_LOOP_315_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2/m_axi_INPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_copy_buf_to_DDR_acc_Pipeline_VITIS_LOOP_313_1_VITIS_LOOP_315_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_copy_buf_to_DDR_acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_12ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_copy_buf_to_DDR_acc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2' pipeline 'VITIS_LOOP_337_1_VITIS_LOOP_339_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2/m_axi_INPUT_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf_from_DDR_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_339_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_buf_from_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_12ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_buf_from_DDR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.449 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2' pipeline 'VITIS_LOOP_287_1_VITIS_LOOP_290_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2/m_axi_INPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_9_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_copy_buf_to_DDR_Pipeline_VITIS_LOOP_287_1_VITIS_LOOP_290_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_copy_buf_to_DDR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_12ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_copy_buf_to_DDR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2' pipeline 'VITIS_LOOP_635_1_VITIS_LOOP_636_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_10ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_and_reorg_part_Pipeline_VITIS_LOOP_635_1_VITIS_LOOP_636_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_and_reorg_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_and_reorg_part' is 5472 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_12ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_and_reorg_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.103 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_buf_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'local_buf_copy' pipeline 'VITIS_LOOP_762_1_VITIS_LOOP_763_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_buf_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_buffer' pipeline 'VITIS_LOOP_478_1_VITIS_LOOP_479_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4' pipeline 'VITIS_LOOP_51_3_VITIS_LOOP_52_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 2.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_98_5_VITIS_LOOP_99_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_98_5_VITIS_LOOP_99_6' pipeline 'VITIS_LOOP_98_5_VITIS_LOOP_99_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_98_5_VITIS_LOOP_99_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8' pipeline 'VITIS_LOOP_112_7_VITIS_LOOP_113_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 2.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_159_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_159_10' pipeline 'VITIS_LOOP_158_9_VITIS_LOOP_159_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_158_9_VITIS_LOOP_159_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_172_11_VITIS_LOOP_173_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_172_11_VITIS_LOOP_173_12' pipeline 'VITIS_LOOP_172_11_VITIS_LOOP_173_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_172_11_VITIS_LOOP_173_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_219_13_VITIS_LOOP_220_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_219_13_VITIS_LOOP_220_14' pipeline 'VITIS_LOOP_219_13_VITIS_LOOP_220_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_219_13_VITIS_LOOP_220_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box_Pipeline_VITIS_LOOP_233_15_VITIS_LOOP_234_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_bounding_box_Pipeline_VITIS_LOOP_233_15_VITIS_LOOP_234_16' pipeline 'VITIS_LOOP_233_15_VITIS_LOOP_234_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box_Pipeline_VITIS_LOOP_233_15_VITIS_LOOP_234_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 2.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_bounding_box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_7ns_12ns_12_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_bounding_box'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SkyNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/image_in_raw_pad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/conv_weight_1x1_all' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/conv_weight_3x3_all' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/bias_all' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/DDR_dw1_pool_out_PL_burst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/DDR_dw2_pool_out_PL_burst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/DDR_buf_burst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/debug' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/predict_boxes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SkyNet/constant_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SkyNet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in_raw_pad', 'conv_weight_1x1_all', 'conv_weight_3x3_all', 'bias_all', 'DDR_dw1_pool_out_PL_burst', 'DDR_dw2_pool_out_PL_burst', 'DDR_buf_burst', 'debug', 'predict_boxes', 'constant_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'SkyNet' is 5472 from HDL expression: ((1'b1 == ap_CS_fsm_state202) | (1'b1 == ap_CS_fsm_state200) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state196))
INFO: [RTGEN 206-100] Finished creating RTL model for 'SkyNet'.
INFO: [RTMG 210-278] Implementing memory 'SkyNet_FM_buf_1_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SkyNet_FM_buf_2_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SkyNet_FM_buf_acc_V_RAM_2P_URAM_1R1W' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'SkyNet_weight_buf_1x1_V_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'SkyNet_weight_buf_3x3_V_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 7.634 seconds; current allocated memory: 2.343 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24 seconds. CPU system time: 1 seconds. Elapsed time: 25.777 seconds; current allocated memory: 2.434 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.089 seconds; current allocated memory: 2.474 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for SkyNet.
INFO: [VLOG 209-307] Generating Verilog RTL for SkyNet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 306.34 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 229 seconds. CPU system time: 15 seconds. Elapsed time: 298.355 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-112] Total CPU user time: 231 seconds. Total CPU system time: 16 seconds. Total elapsed time: 310.862 seconds; peak allocated memory: 2.474 GB.
