Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:44:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 wmi_mFlagF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_mFlagF_q_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.066ns (38.824%)  route 0.104ns (61.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      1.096ns (routing 0.581ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.658ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.096     1.504    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y144                                                     r  wmi_mFlagF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_FDRE_C_Q)         0.051     1.555 f  wmi_mFlagF_c_r_reg[1]/Q
                         net (fo=14, routed)          0.088     1.643    wmi_mFlagF_c_r[1]
    SLICE_X32Y144                                                     f  wmi_mFlagF_q_1[23]_i_1/I3
    SLICE_X32Y144        LUT4 (Prop_LUT4_I3_O)        0.015     1.658 r  wmi_mFlagF_q_1[23]_i_1/O
                         net (fo=4, routed)           0.016     1.674    n_0_wmi_mFlagF_q_1[23]_i_1
    SLICE_X32Y144        FDRE                                         r  wmi_mFlagF_q_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.287     1.949    wciS0_Clk_IBUF_BUFG
    SLICE_X32Y144                                                     r  wmi_mFlagF_q_1_reg[23]/C
                         clock pessimism             -0.367     1.582    
    SLICE_X32Y144        FDRE (Hold_FDRE_C_D)         0.056     1.638    wmi_mFlagF_q_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wmi_mFlagF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_mFlagF_q_1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.067ns (38.953%)  route 0.105ns (61.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      1.096ns (routing 0.581ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.658ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.096     1.504    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y144                                                     r  wmi_mFlagF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_FDRE_C_Q)         0.051     1.555 f  wmi_mFlagF_c_r_reg[1]/Q
                         net (fo=14, routed)          0.089     1.644    wmi_mFlagF_c_r[1]
    SLICE_X32Y144                                                     f  wmi_mFlagF_q_1[31]_i_2/I0
    SLICE_X32Y144        LUT4 (Prop_LUT4_I0_O)        0.016     1.660 r  wmi_mFlagF_q_1[31]_i_2/O
                         net (fo=1, routed)           0.016     1.676    n_0_wmi_mFlagF_q_1[31]_i_2
    SLICE_X32Y144        FDRE                                         r  wmi_mFlagF_q_1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.287     1.949    wciS0_Clk_IBUF_BUFG
    SLICE_X32Y144                                                     r  wmi_mFlagF_q_1_reg[31]/C
                         clock pessimism             -0.367     1.582    
    SLICE_X32Y144        FDRE (Hold_FDRE_C_D)         0.056     1.638    wmi_mFlagF_q_1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.067ns (38.953%)  route 0.105ns (61.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.105ns (routing 0.581ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.658ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.105     1.513    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y142                                                     r  wmi_reqF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDRE (Prop_FDRE_C_Q)         0.051     1.564 f  wmi_reqF_c_r_reg[1]/Q
                         net (fo=55, routed)          0.090     1.654    wmi_reqF_c_r[1]
    SLICE_X32Y143                                                     f  wmi_reqF_q_1[8]_i_1/I1
    SLICE_X32Y143        LUT6 (Prop_LUT6_I1_O)        0.016     1.670 r  wmi_reqF_q_1[8]_i_1/O
                         net (fo=1, routed)           0.015     1.685    n_0_wmi_reqF_q_1[8]_i_1
    SLICE_X32Y143        FDRE                                         r  wmi_reqF_q_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.288     1.950    wciS0_Clk_IBUF_BUFG
    SLICE_X32Y143                                                     r  wmi_reqF_q_1_reg[8]/C
                         clock pessimism             -0.366     1.583    
    SLICE_X32Y143        FDRE (Hold_FDRE_C_D)         0.056     1.639    wmi_reqF_q_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 wci_reqF_countReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wci_reqF_countReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (59.821%)  route 0.045ns (40.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.123ns (routing 0.581ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.292ns (routing 0.658ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.123     1.531    wciS0_Clk_IBUF_BUFG
    SLICE_X36Y130                                                     r  wci_reqF_countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_FDRE_C_Q)         0.052     1.583 r  wci_reqF_countReg_reg[1]/Q
                         net (fo=2, routed)           0.033     1.616    wciS0_SThreadBusy_OBUF
    SLICE_X36Y130                                                     r  wci_reqF_countReg[1]_i_2/I3
    SLICE_X36Y130        LUT5 (Prop_LUT5_I3_O)        0.015     1.631 r  wci_reqF_countReg[1]_i_2/O
                         net (fo=1, routed)           0.012     1.643    n_0_wci_reqF_countReg[1]_i_2
    SLICE_X36Y130        FDRE                                         r  wci_reqF_countReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.292     1.954    wciS0_Clk_IBUF_BUFG
    SLICE_X36Y130                                                     r  wci_reqF_countReg_reg[1]/C
                         clock pessimism             -0.423     1.531    
    SLICE_X36Y130        FDRE (Hold_FDRE_C_D)         0.056     1.587    wci_reqF_countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 wsiM_burstKind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_burstKind_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.067ns (58.772%)  route 0.047ns (41.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      1.109ns (routing 0.581ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.658ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.109     1.517    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y147                                                     r  wsiM_burstKind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_FDRE_C_Q)         0.052     1.569 f  wsiM_burstKind_reg[0]/Q
                         net (fo=6, routed)           0.035     1.604    n_0_wsiM_burstKind_reg[0]
    SLICE_X35Y147                                                     f  wsiM_burstKind[0]_i_1/I2
    SLICE_X35Y147        LUT3 (Prop_LUT3_I2_O)        0.015     1.619 r  wsiM_burstKind[0]_i_1/O
                         net (fo=1, routed)           0.012     1.631    wsiM_burstKind__D_IN[0]
    SLICE_X35Y147        FDRE                                         r  wsiM_burstKind_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.280     1.942    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y147                                                     r  wsiM_burstKind_reg[0]/C
                         clock pessimism             -0.425     1.517    
    SLICE_X35Y147        FDRE (Hold_FDRE_C_D)         0.056     1.573    wsiM_burstKind_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 wmi_sThreadBusy_d_reg/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.066ns (36.872%)  route 0.113ns (63.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Net Delay (Source):      1.102ns (routing 0.581ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.658ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.102     1.510    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y141                                                     r  wmi_sThreadBusy_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y141        FDRE (Prop_FDRE_C_Q)         0.051     1.561 r  wmi_sThreadBusy_d_reg/Q
                         net (fo=66, routed)          0.101     1.662    wmi_sThreadBusy_d
    SLICE_X33Y141                                                     r  wmi_reqF_q_1[20]_i_1/I2
    SLICE_X33Y141        LUT6 (Prop_LUT6_I2_O)        0.015     1.677 r  wmi_reqF_q_1[20]_i_1/O
                         net (fo=1, routed)           0.012     1.689    n_0_wmi_reqF_q_1[20]_i_1
    SLICE_X33Y141        FDRE                                         r  wmi_reqF_q_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.279     1.941    wciS0_Clk_IBUF_BUFG
    SLICE_X33Y141                                                     r  wmi_reqF_q_1_reg[20]/C
                         clock pessimism             -0.367     1.574    
    SLICE_X33Y141        FDRE (Hold_FDRE_C_D)         0.056     1.630    wmi_reqF_q_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.103ns (65.605%)  route 0.054ns (34.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      1.105ns (routing 0.581ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.658ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.105     1.513    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y142                                                     r  wmi_reqF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDRE (Prop_FDRE_C_Q)         0.051     1.564 r  wmi_reqF_c_r_reg[1]/Q
                         net (fo=55, routed)          0.042     1.606    wmi_reqF_c_r[1]
    SLICE_X31Y143                                                     r  wmi_reqF_q_0[31]_i_2/I2
    SLICE_X31Y143        LUT5 (Prop_LUT5_I2_O)        0.052     1.658 r  wmi_reqF_q_0[31]_i_2/O
                         net (fo=1, routed)           0.012     1.670    wmi_reqF_q_0__D_IN[31]
    SLICE_X31Y143        FDRE                                         r  wmi_reqF_q_0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.281     1.943    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y143                                                     r  wmi_reqF_q_0_reg[31]/C
                         clock pessimism             -0.390     1.552    
    SLICE_X31Y143        FDRE (Hold_FDRE_C_D)         0.056     1.608    wmi_reqF_q_0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.082ns (43.850%)  route 0.105ns (56.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.105ns (routing 0.581ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.658ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.105     1.513    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y142                                                     r  wmi_reqF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDRE (Prop_FDRE_C_Q)         0.051     1.564 r  wmi_reqF_c_r_reg[1]/Q
                         net (fo=55, routed)          0.093     1.657    wmi_reqF_c_r[1]
    SLICE_X32Y142                                                     r  wmi_reqF_q_1[25]_i_1/I1
    SLICE_X32Y142        LUT6 (Prop_LUT6_I1_O)        0.031     1.688 r  wmi_reqF_q_1[25]_i_1/O
                         net (fo=1, routed)           0.012     1.700    n_0_wmi_reqF_q_1[25]_i_1
    SLICE_X32Y142        FDSE                                         r  wmi_reqF_q_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.287     1.949    wciS0_Clk_IBUF_BUFG
    SLICE_X32Y142                                                     r  wmi_reqF_q_1_reg[25]/C
                         clock pessimism             -0.366     1.582    
    SLICE_X32Y142        FDSE (Hold_FDSE_C_D)         0.056     1.638    wmi_reqF_q_1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 wsiM_reqFifo_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_c_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.067ns (55.833%)  route 0.053ns (44.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      1.079ns (routing 0.581ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.658ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.079     1.487    wciS0_Clk_IBUF_BUFG
    SLICE_X25Y138                                                     r  wsiM_reqFifo_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_FDRE_C_Q)         0.052     1.539 r  wsiM_reqFifo_c_r_reg[1]/Q
                         net (fo=129, routed)         0.041     1.580    wsiM_reqFifo_c_r[1]
    SLICE_X25Y138                                                     r  wsiM_reqFifo_c_r[1]_i_2/I3
    SLICE_X25Y138        LUT4 (Prop_LUT4_I3_O)        0.015     1.595 r  wsiM_reqFifo_c_r[1]_i_2/O
                         net (fo=1, routed)           0.012     1.607    n_0_wsiM_reqFifo_c_r[1]_i_2
    SLICE_X25Y138        FDRE                                         r  wsiM_reqFifo_c_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.244     1.906    wciS0_Clk_IBUF_BUFG
    SLICE_X25Y138                                                     r  wsiM_reqFifo_c_r_reg[1]/C
                         clock pessimism             -0.419     1.487    
    SLICE_X25Y138        FDRE (Hold_FDRE_C_D)         0.056     1.543    wsiM_reqFifo_c_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 size_fifoc/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            size_fifoc/fifo_1/wp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.067ns (55.372%)  route 0.054ns (44.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      1.106ns (routing 0.581ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.658ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.106     1.514    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_FDRE_C_Q)         0.052     1.566 r  size_fifoc/fifo_1/wp_reg[2]/Q
                         net (fo=5, routed)           0.042     1.608    size_fifoc/fifo_1/wp[2]
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp[2]_i_1/I0
    SLICE_X33Y145        LUT3 (Prop_LUT3_I0_O)        0.015     1.623 r  size_fifoc/fifo_1/wp[2]_i_1/O
                         net (fo=1, routed)           0.012     1.635    size_fifoc/fifo_1/wp_pl1[2]
    SLICE_X33Y145        FDRE                                         r  size_fifoc/fifo_1/wp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, routed)         1.282     1.944    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[2]/C
                         clock pessimism             -0.430     1.514    
    SLICE_X33Y145        FDRE (Hold_FDRE_C_D)         0.056     1.570    size_fifoc/fifo_1/wp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.065    




