#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 14 23:18:19 2023
# Process ID: 29256
# Current directory: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 355.234 ; gain = 56.375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 834.172 ; gain = 178.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
	Parameter C_S_AXI_CTL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_A_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_A_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_A_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_A_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_A_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_B_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_C_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel.v:385]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_CTL_s_axi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_CTL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_CTRL bound to: 6'b010100 
	Parameter ADDR_B_DATA_0 bound to: 6'b011000 
	Parameter ADDR_B_CTRL bound to: 6'b011100 
	Parameter ADDR_C_DATA_0 bound to: 6'b100000 
	Parameter ADDR_C_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_CTL_s_axi.v:205]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_CTL_s_axi' (1#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_CTL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_throttl' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_throttl' (2#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_write' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo' (3#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_decoder' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_decoder' (4#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_reg_slice' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_reg_slice' (5#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized0' (5#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_buffer' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_buffer' (6#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized1' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized1' (6#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized2' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_fifo__parameterized2' (6#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_write' (7#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_read' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_buffer__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_buffer__parameterized0' (7#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_A_m_axi_reg_slice__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_reg_slice__parameterized0' (7#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi_read' (8#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_A_m_axi' (9#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_throttl' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_throttl' (10#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_write' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo' (11#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_decoder' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_decoder' (12#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_reg_slice' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_reg_slice' (13#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized0' (13#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_buffer' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_buffer' (14#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized1' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized1' (14#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized2' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_fifo__parameterized2' (14#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_write' (15#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_read' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_buffer__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_buffer__parameterized0' (15#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_B_m_axi_reg_slice__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_reg_slice__parameterized0' (15#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi_read' (16#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_B_m_axi' (17#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_throttl' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_throttl' (18#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_write' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo' (19#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_decoder' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_decoder' (20#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_reg_slice' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_reg_slice' (21#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized0' (21#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_buffer' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_buffer' (22#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized1' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized1' (22#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized2' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_fifo__parameterized2' (22#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_write' (23#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_read' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_buffer__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_buffer__parameterized0' (23#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_DATA_C_m_axi_reg_slice__parameterized0' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_reg_slice__parameterized0' (23#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi_read' (24#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_DATA_C_m_axi' (25#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_A_buffelbW' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_A_buffelbW.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2400 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_A_buffelbW_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_A_buffelbW.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_A_buffelbW.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_A_buffelbW_ram' (26#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_A_buffelbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_A_buffelbW' (27#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_A_buffelbW.v:40]
INFO: [Synth 8-6157] synthesizing module 'IDWT' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:10]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 48'b100000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:191]
INFO: [Synth 8-6157] synthesizing module 'DWT_color_row' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_row.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_color_row_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_row.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_row.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_row_ram' (28#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_row.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_row' (29#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_row.v:52]
INFO: [Synth 8-6157] synthesizing module 'DWT_color_column' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_column.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_color_column_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_column.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_column.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_column_ram' (30#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_column.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_column' (31#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_column.v:52]
INFO: [Synth 8-6157] synthesizing module 'IDWT_tempr' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDWT_tempr_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDWT_tempr_ram' (32#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IDWT_tempr' (33#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:56]
INFO: [Synth 8-6157] synthesizing module 'IDWT_tempc' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDWT_tempc_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDWT_tempc_ram' (34#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IDWT_tempc' (35#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:56]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_uitofp_bkb' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_uitofp_bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_uitofp_4_no_dsp_32' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_uitofp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_uitofp_4_no_dsp_32' (50#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_uitofp_bkb' (51#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_uitofp_bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_fptrunccud' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_fptrunccud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_fptrunc_0_no_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_fptrunc_0_no_dsp_64' (57#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_fptrunccud' (58#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_fptrunccud.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_fpext_3dEe' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_fpext_3dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_fpext_0_no_dsp_32' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_fpext_0_no_dsp_32' (59#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_fpext_3dEe' (60#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_fpext_3dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_dadd_64jbC' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dadd_64jbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_dadd_3_full_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_dadd_3_full_dsp_64' (74#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_dadd_64jbC' (75#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dadd_64jbC.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_dsub_64kbM' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dsub_64kbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_dsub_3_full_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dsub_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dsub_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_dsub_3_full_dsp_64' (76#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dsub_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_dsub_64kbM' (77#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dsub_64kbM.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_dmul_64fYi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dmul_64fYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_dmul_4_max_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_dmul_4_max_dsp_64' (84#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_dmul_64fYi' (85#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dmul_64fYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_mux_832ibs' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_mux_832ibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_mux_832ibs' (86#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_mux_832ibs.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3719]
INFO: [Synth 8-6155] done synthesizing module 'IDWT' (87#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:10]
INFO: [Synth 8-6157] synthesizing module 'DWT_color' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:10]
	Parameter ap_ST_fsm_state1 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 83'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 83'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 83'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 83'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 83'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 83'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 83'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 83'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 83'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 83'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 83'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 83'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 83'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 83'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 83'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 83'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 83'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 83'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 83'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 83'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 83'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 83'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 83'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 83'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 83'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 83'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 83'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 83'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 83'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 83'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 83'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 83'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 83'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 83'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 83'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 83'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 83'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 83'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 83'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 83'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 83'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 83'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 83'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 83'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 83'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 83'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 83'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 83'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 83'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 83'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 83'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 83'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 83'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 83'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 83'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 83'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 83'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 83'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 83'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 83'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 83'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 83'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 83'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:226]
INFO: [Synth 8-6157] synthesizing module 'DWT_color_tempr' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_color_tempr_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_tempr_ram' (88#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_tempr' (89#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:40]
INFO: [Synth 8-6157] synthesizing module 'DWT_color_tempc' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_color_tempc_ram' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_tempc_ram' (90#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color_tempc' (91#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:40]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_dadddsueOg' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dadddsueOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_dadddsub_3_full_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadddsub_3_full_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadddsub_3_full_dsp_64.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_dadddsub_3_full_dsp_64' (92#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_dadddsueOg' (93#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dadddsueOg.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_dcmp_64g8j' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dcmp_64g8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_dcmp_0_no_dsp_64' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_dcmp_0_no_dsp_64' (95#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_dcmp_64g8j' (96#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_dcmp_64g8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'DWT_Accel_sitodp_hbi' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_sitodp_hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_Accel_ap_sitodp_4_no_dsp_32' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_sitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'DWT_Accel_ap_sitodp_4_no_dsp_32' (97#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/ip/DWT_Accel_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel_sitodp_hbi' (98#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_sitodp_hbi.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4138]
INFO: [Synth 8-6155] done synthesizing module 'DWT_color' (99#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:10]
INFO: [Synth 8-6157] synthesizing module 'DWT_IR' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:10]
	Parameter ap_ST_fsm_state1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 64'b0000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 64'b0000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 64'b0000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 64'b0000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 64'b0000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 64'b0000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 64'b0000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 64'b0000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 64'b0000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 64'b0000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 64'b0000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 64'b0000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 64'b0000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 64'b0000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 64'b0000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 64'b0000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 64'b0000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 64'b0000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 64'b0000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 64'b0000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 64'b0000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 64'b0000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 64'b0000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 64'b0000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 64'b0000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 64'b0000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 64'b0000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 64'b0000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 64'b0000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 64'b0000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 64'b0000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 64'b0000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 64'b0000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 64'b0000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 64'b0000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 64'b0000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 64'b0000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 64'b0000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 64'b0000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 64'b0001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 64'b0010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3912]
INFO: [Synth 8-6155] done synthesizing module 'DWT_IR' (100#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:10]
INFO: [Synth 8-6157] synthesizing module 'Filter' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:1052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'Filter' (101#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_image' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/write_image.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/write_image.v:193]
INFO: [Synth 8-6155] done synthesizing module 'write_image' (102#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/write_image.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_color' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:217]
INFO: [Synth 8-6155] done synthesizing module 'read_color' (103#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_IR' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:217]
INFO: [Synth 8-6155] done synthesizing module 'read_IR' (104#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DWT_Accel' (105#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (106#1) [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:60]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_AWREADY
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_WREADY
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_RLAST
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_RID[0]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_RUSER[0]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_RRESP[1]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_RRESP[0]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_BVALID
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_BRESP[1]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_BRESP[0]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_BID[0]
WARNING: [Synth 8-3331] design read_IR has unconnected port m_axi_b_BUSER[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_AWREADY
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_WREADY
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_RLAST
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_RID[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_RUSER[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_RRESP[1]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_RRESP[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_BVALID
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_BRESP[1]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_BRESP[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_BID[0]
WARNING: [Synth 8-3331] design read_color has unconnected port m_axi_a_BUSER[0]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[31]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[30]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[29]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[28]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[27]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[26]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[25]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[24]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[23]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[22]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[21]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[20]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[19]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[18]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[17]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[16]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[15]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[14]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[13]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[12]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[11]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[10]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[9]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[8]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[7]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[6]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[5]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[4]
WARNING: [Synth 8-3331] design DWT_Accel_mux_832ibs has unconnected port din8[3]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_ARREADY
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RVALID
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[15]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[14]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[13]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[12]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[11]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[10]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[9]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[8]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[7]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[6]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[5]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[4]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[3]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[2]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[1]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RDATA[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RLAST
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RID[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RUSER[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RRESP[1]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_RRESP[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_BRESP[1]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_BRESP[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_BID[0]
WARNING: [Synth 8-3331] design write_image has unconnected port m_axi_c_BUSER[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized127 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized127 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized127 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized127 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized127 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized129 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized129 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized129 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized26 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 1120.633 ; gain = 464.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1130.578 ; gain = 474.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1130.578 ; gain = 474.629
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/DWT_Accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/DWT_Accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1407.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  FDE => FDRE: 121 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1430.453 ; gain = 23.414
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'DWT_Accel_CTL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'DWT_Accel_CTL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_A_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_A_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_A_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_B_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_B_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_B_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_C_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_Accel_DATA_C_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DWT_Accel_DATA_C_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'or_ln227_reg_3108_pp0_iter1_reg_reg[0:0]' into 'or_ln227_reg_3108_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3932]
INFO: [Synth 8-4471] merging register 'or_ln227_reg_3108_pp0_iter2_reg_reg[0:0]' into 'or_ln227_reg_3108_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3639]
INFO: [Synth 8-4471] merging register 'or_ln227_2_reg_3146_pp0_iter1_reg_reg[1:0]' into 'or_ln227_2_reg_3146_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3938]
INFO: [Synth 8-4471] merging register 'or_ln227_2_reg_3146_pp0_iter2_reg_reg[1:0]' into 'or_ln227_2_reg_3146_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3643]
INFO: [Synth 8-4471] merging register 'shl_ln_reg_3222_reg[0:0]' into 'zext_ln221_reg_2980_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3952]
INFO: [Synth 8-4471] merging register 'shl_ln_reg_3222_pp0_iter1_reg_reg[0:0]' into 'zext_ln221_reg_2980_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3583]
INFO: [Synth 8-4471] merging register 'or_ln227_6_reg_3228_pp0_iter1_reg_reg[2:0]' into 'or_ln227_6_reg_3228_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3955]
INFO: [Synth 8-4471] merging register 'or_ln227_6_reg_3228_pp0_iter2_reg_reg[2:0]' into 'or_ln227_6_reg_3228_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3651]
INFO: [Synth 8-4471] merging register 'or_ln256_reg_3403_reg[0:0]' into 'or_ln227_reg_3108_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3959]
INFO: [Synth 8-4471] merging register 'or_ln256_reg_3403_pp1_iter1_reg_reg[0:0]' into 'or_ln227_reg_3108_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3960]
INFO: [Synth 8-4471] merging register 'or_ln256_reg_3403_pp1_iter2_reg_reg[0:0]' into 'or_ln227_reg_3108_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3653]
INFO: [Synth 8-4471] merging register 'or_ln256_2_reg_3441_reg[1:0]' into 'or_ln227_2_reg_3146_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3965]
INFO: [Synth 8-4471] merging register 'or_ln256_2_reg_3441_pp1_iter1_reg_reg[1:0]' into 'or_ln227_2_reg_3146_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3966]
INFO: [Synth 8-4471] merging register 'or_ln256_2_reg_3441_pp1_iter2_reg_reg[1:0]' into 'or_ln227_2_reg_3146_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3657]
INFO: [Synth 8-4471] merging register 'shl_ln262_reg_3517_reg[0:0]' into 'zext_ln221_reg_2980_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3980]
INFO: [Synth 8-4471] merging register 'shl_ln262_reg_3517_pp1_iter1_reg_reg[0:0]' into 'zext_ln221_reg_2980_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3613]
INFO: [Synth 8-4471] merging register 'or_ln256_6_reg_3523_reg[2:0]' into 'or_ln227_6_reg_3228_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3982]
INFO: [Synth 8-4471] merging register 'or_ln256_6_reg_3523_pp1_iter1_reg_reg[2:0]' into 'or_ln227_6_reg_3228_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3983]
INFO: [Synth 8-4471] merging register 'or_ln256_6_reg_3523_pp1_iter2_reg_reg[2:0]' into 'or_ln227_6_reg_3228_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:3665]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln_reg_3222_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1495]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_reg_3108_pp0_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1386]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_2_reg_3146_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1421]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_6_reg_3228_pp0_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1494]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'or_ln57_reg_3008_pp0_iter1_reg_reg[0:0]' into 'or_ln57_reg_3008_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4188]
INFO: [Synth 8-4471] merging register 'or_ln57_2_reg_3048_pp0_iter1_reg_reg[1:0]' into 'or_ln57_2_reg_3048_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4178]
INFO: [Synth 8-4471] merging register 'or_ln57_6_reg_3148_pp0_iter1_reg_reg[2:0]' into 'or_ln57_6_reg_3148_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4186]
INFO: [Synth 8-4471] merging register 'l_0_0_cast_reg_3178_reg[7:7]' into 'zext_ln61_reg_2892_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3282]
INFO: [Synth 8-4471] merging register 'zext_ln89_reg_3226_reg[6:6]' into 'zext_ln61_reg_2892_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3292]
INFO: [Synth 8-4471] merging register 'zext_ln81_reg_3288_reg[11:7]' into 'add_ln55_reg_2925_reg[4:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3254]
INFO: [Synth 8-4471] merging register 'or_ln85_reg_3371_reg[0:0]' into 'or_ln57_reg_3008_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4374]
INFO: [Synth 8-4471] merging register 'or_ln85_reg_3371_pp1_iter1_reg_reg[0:0]' into 'or_ln57_reg_3008_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3292]
INFO: [Synth 8-4471] merging register 'or_ln85_2_reg_3411_reg[1:0]' into 'or_ln57_2_reg_3048_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4378]
INFO: [Synth 8-4471] merging register 'or_ln85_2_reg_3411_pp1_iter1_reg_reg[1:0]' into 'or_ln57_2_reg_3048_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3296]
INFO: [Synth 8-4471] merging register 'or_ln85_6_reg_3511_reg[2:0]' into 'or_ln57_6_reg_3148_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:4388]
INFO: [Synth 8-4471] merging register 'or_ln85_6_reg_3511_pp1_iter1_reg_reg[2:0]' into 'or_ln57_6_reg_3148_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:3304]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitcast_ln79_1_reg_3246_reg' and it is trimmed from '64' to '63' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color.v:1437]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln159_reg_2817_reg[6:6]' into 'zext_ln131_reg_2778_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3098]
INFO: [Synth 8-4471] merging register 'or_ln127_reg_2914_pp0_iter1_reg_reg[0:0]' into 'or_ln127_reg_2914_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3944]
INFO: [Synth 8-4471] merging register 'or_ln127_2_reg_2954_pp0_iter1_reg_reg[1:0]' into 'or_ln127_2_reg_2954_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3934]
INFO: [Synth 8-4471] merging register 'or_ln127_6_reg_3054_pp0_iter1_reg_reg[2:0]' into 'or_ln127_6_reg_3054_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3942]
INFO: [Synth 8-4471] merging register 'l_0_0_cast_reg_3084_reg[7:7]' into 'zext_ln131_reg_2778_reg[7:7]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3088]
INFO: [Synth 8-4471] merging register 'zext_ln151_reg_3144_reg[11:7]' into 'add_ln125_reg_2811_reg[4:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3092]
INFO: [Synth 8-4471] merging register 'or_ln155_reg_3227_reg[0:0]' into 'or_ln127_reg_2914_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:4143]
INFO: [Synth 8-4471] merging register 'or_ln155_reg_3227_pp1_iter1_reg_reg[0:0]' into 'or_ln127_reg_2914_reg[0:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3098]
INFO: [Synth 8-4471] merging register 'or_ln155_2_reg_3267_reg[1:0]' into 'or_ln127_2_reg_2954_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:4147]
INFO: [Synth 8-4471] merging register 'or_ln155_2_reg_3267_pp1_iter1_reg_reg[1:0]' into 'or_ln127_2_reg_2954_reg[1:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3102]
INFO: [Synth 8-4471] merging register 'or_ln155_6_reg_3367_reg[2:0]' into 'or_ln127_6_reg_3054_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:4157]
INFO: [Synth 8-4471] merging register 'or_ln155_6_reg_3367_pp1_iter1_reg_reg[2:0]' into 'or_ln127_6_reg_3054_reg[2:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_IR.v:3110]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C_1_addr_reg_917_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:483]
INFO: [Synth 8-4471] merging register 'C_2_addr_reg_922_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:484]
INFO: [Synth 8-4471] merging register 'C_3_addr_reg_927_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:485]
INFO: [Synth 8-4471] merging register 'C_4_addr_reg_932_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:486]
INFO: [Synth 8-4471] merging register 'C_5_addr_reg_937_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:487]
INFO: [Synth 8-4471] merging register 'C_6_addr_reg_942_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:488]
INFO: [Synth 8-4471] merging register 'C_7_addr_reg_947_reg[11:0]' into 'C_0_addr_reg_912_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/Filter.v:489]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_buffer_1_addr_reg_427_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:303]
INFO: [Synth 8-4471] merging register 'A_buffer_2_addr_reg_432_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:304]
INFO: [Synth 8-4471] merging register 'A_buffer_3_addr_reg_437_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:305]
INFO: [Synth 8-4471] merging register 'A_buffer_4_addr_reg_442_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:306]
INFO: [Synth 8-4471] merging register 'A_buffer_5_addr_reg_447_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:307]
INFO: [Synth 8-4471] merging register 'A_buffer_6_addr_reg_452_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:308]
INFO: [Synth 8-4471] merging register 'A_buffer_7_addr_reg_457_reg[11:0]' into 'A_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:309]
INFO: [Synth 8-4471] merging register 'add_ln25_3_reg_406_reg[4:0]' into 'add_ln25_2_reg_397_reg[4:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_color.v:626]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'B_buffer_1_addr_reg_427_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:303]
INFO: [Synth 8-4471] merging register 'B_buffer_2_addr_reg_432_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:304]
INFO: [Synth 8-4471] merging register 'B_buffer_3_addr_reg_437_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:305]
INFO: [Synth 8-4471] merging register 'B_buffer_4_addr_reg_442_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:306]
INFO: [Synth 8-4471] merging register 'B_buffer_5_addr_reg_447_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:307]
INFO: [Synth 8-4471] merging register 'B_buffer_6_addr_reg_452_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:308]
INFO: [Synth 8-4471] merging register 'B_buffer_7_addr_reg_457_reg[11:0]' into 'B_buffer_0_addr_reg_422_reg[11:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:309]
INFO: [Synth 8-4471] merging register 'add_ln30_3_reg_406_reg[4:0]' into 'add_ln30_2_reg_397_reg[4:0]' [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/read_IR.v:624]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'DWT_Accel_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'DWT_Accel_CTL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_A_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_A_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_B_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_C_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DWT_Accel_DATA_C_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "IDWT_tempr_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "IDWT_tempc_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:23 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized17) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized17) to 'DWT_Accel_uitofp_bkb:/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'DWT_Accel_fptrunccud:/DWT_Accel_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_fpext_3dEe:/DWT_Accel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dadd_64jbC:/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dadd_64jbC:/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dadd_64jbC:/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dadd_64jbC:/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized3) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized3) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized68) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized68) to 'DWT_Accel_dmul_64fYi:/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dadddsueOg:/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dadddsueOg:/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_dadddsueOg:/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'DWT_Accel_dadddsueOg:/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized68) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized68) to 'DWT_Accel_sitodp_hbi:/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |IDWT           |           1|     39215|
|2     |DWT_Accel__GB1 |           1|      6830|
|3     |DWT_Accel__GB2 |           1|     10161|
|4     |DWT_Accel__GB3 |           1|     32073|
|5     |DWT_Accel__GB4 |           1|     38001|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln_reg_3222_reg' and it is trimmed from '7' to '6' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1895]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_6_reg_3228_pp0_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1493]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_6_reg_3228_reg' and it is trimmed from '4' to '3' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1485]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_2_reg_3146_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1420]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_2_reg_3146_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1412]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_reg_3108_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1385]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln227_reg_3108_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1377]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_6_reg_3523_pp1_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1639]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_6_reg_3523_pp1_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1638]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_6_reg_3523_reg' and it is trimmed from '5' to '4' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1630]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_2_reg_3441_pp1_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1566]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_2_reg_3441_pp1_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1565]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_2_reg_3441_reg' and it is trimmed from '6' to '5' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1557]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_reg_3403_pp1_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1531]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_reg_3403_pp1_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1530]
WARNING: [Synth 8-3936] Found unconnected internal register 'or_ln256_reg_3403_reg' and it is trimmed from '7' to '6' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT.v:1522]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tempr_U/IDWT_tempr_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempr.v:36]
INFO: [Synth 8-3971] The signal "inst/grp_IDWT_fu_192/tempr_U/IDWT_tempr_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'tempc_U/IDWT_tempc_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/IDWT_tempc.v:36]
INFO: [Synth 8-3971] The signal "inst/grp_IDWT_fu_192/tempc_U/IDWT_tempc_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'tempr_U/DWT_color_tempr_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'tempc_U/DWT_color_tempc_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'tempr_U/DWT_color_tempr_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempr.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'tempc_U/DWT_color_tempc_ram_U/q0_reg' and it is trimmed from '32' to '31' bits. [c:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/c571/hdl/verilog/DWT_color_tempc.v:32]
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln253_1_reg_3310_reg[0]' (FDE) to 'inst/grp_IDWT_fu_192/trunc_ln253_reg_3306_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln253_1_reg_3310_reg[1]' (FDE) to 'inst/grp_IDWT_fu_192/trunc_ln253_reg_3306_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln253_1_reg_3310_reg[2]' (FDE) to 'inst/grp_IDWT_fu_192/trunc_ln253_reg_3306_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[31]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[28]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[29]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[30]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[27]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[24]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[25]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[26]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[23]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[20]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[21]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[22]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[19]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[16]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[17]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/din0_buf1_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/\din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/\DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[0]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[1]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[2]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[3]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[4]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/zext_ln219_reg_3001_reg[5]' (FDE) to 'inst/grp_IDWT_fu_192/level_col_reg_2961_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln219_reg_3001_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[63]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[63]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fpext_3dEe_U101/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fpext_3dEe_U100/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[0]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[1]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[2]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[3]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[4]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[5]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[6]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[7]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[8]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[9]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[10]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[11]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[12]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[13]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[14]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[15]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[16]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[0]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[1]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[2]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[3]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[4]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[5]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[6]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[7]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[8]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[9]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[10]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[11]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[12]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[13]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[14]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[15]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[16]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[52]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[53]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[54]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[55]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[56]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[57]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[58]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[59]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[60]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/\din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[62]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[17]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[18]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[19]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[20]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[21]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[22]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[23]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[24]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[25]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[26]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[27]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[28]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[29]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[30]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[31]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[32]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[33]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[52]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[53]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[54]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[55]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[56]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[57]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[58]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[59]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[60]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/\din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[62]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[17]' (FDE) to 'inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/din1_buf1_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dadd_64jbC_U102/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/\din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/\din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_4_reg_3479_pp1_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_1_reg_3422_pp1_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_5_reg_3498_pp1_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_3_reg_3460_pp1_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_4_reg_3479_pp1_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln256_5_reg_3498_pp1_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fptrunccud_U99/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fptrunccud_U98/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_reg_3108_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_2_reg_3146_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_4_reg_3184_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_6_reg_3228_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_1_reg_3127_pp0_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_2_reg_3146_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_5_reg_3203_pp0_iter2_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_6_reg_3228_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_3_reg_3165_pp0_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_4_reg_3184_pp0_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_5_reg_3203_pp0_iter2_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\or_ln227_6_reg_3228_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln221_reg_2980_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln221_reg_2980_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_IDWT_fu_192/\level_col_reg_2961_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\add_ln253_reg_3315_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\add_ln253_reg_3315_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\add_ln253_reg_3315_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\add_ln253_reg_3315_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\add_ln253_reg_3315_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln223_reg_3025_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln223_reg_3025_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln223_reg_3025_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\zext_ln223_reg_3025_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/\DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fpext_3dEe_U101/\dout_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_fpext_3dEe_U100/\dout_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1165_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1175_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1185_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1195_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1205_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1215_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1237_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1259_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/\DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/\din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/\din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_IDWT_fu_192/\reg_1147_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\DWT_Accel_DATA_C_m_axi_U/bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module DWT_Accel_DATA_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module DWT_Accel_DATA_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module DWT_Accel_DATA_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module DWT_Accel_DATA_A_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:03:17 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_2/tempr_U/IDWT_tempr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/i_2_3/tempc_U/IDWT_tempc_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_2/DWT_Accel_DATA_C_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_145/A_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_145/A_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_146/A_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_146/A_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_147/A_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_147/A_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_148/C_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_148/C_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_149/C_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_149/C_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_150/C_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_150/C_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_2/tempr_U/DWT_color_tempr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/grp_DWT_color_fu_204/i_2_3/tempc_U/DWT_color_tempc_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_2/C_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_2/C_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_3/C_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_3/C_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_4/C_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_4/C_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_5/C_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_5/C_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_6/C_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_6/C_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_7/A_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_7/A_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_8/A_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_8/A_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_9/A_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_9/A_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_10/A_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_10/A_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_11/A_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/i_2_11/A_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_0/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_1/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_2/tempr_U/DWT_color_tempr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/grp_DWT_IR_fu_216/i_2_3/tempc_U/DWT_color_tempc_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_0/B_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_0/B_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_1/B_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_1/B_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_4/B_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_4/B_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_5/B_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_5/B_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_6/B_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_6/B_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_7/B_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_7/B_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_8/B_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_8/B_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_9/B_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/i_2_9/B_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/DWT_Accel_DATA_B_m_axi_U/bus_readi_2_66/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_3/DWT_Accel_DATA_A_m_axi_U/bus_readi_2_66/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |IDWT           |           1|     21406|
|2     |DWT_Accel__GB1 |           1|      2545|
|3     |DWT_Accel__GB2 |           1|      6896|
|4     |DWT_Accel__GB3 |           1|     17501|
|5     |DWT_Accel__GB4 |           1|     18275|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:03:38 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:03:53 . Memory (MB): peak = 1430.453 ; gain = 774.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |IDWT           |           1|     21406|
|2     |DWT_Accel__GB1 |           1|      2545|
|3     |DWT_Accel__GB2 |           1|      6896|
|4     |DWT_Accel__GB3 |           1|     17501|
|5     |DWT_Accel__GB4 |           1|     18275|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/tempr_U/IDWT_tempr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_IDWT_fu_192/tempc_U/IDWT_tempc_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/DWT_Accel_DATA_C_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_0_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_1_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/A_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_4_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_6_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_7_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/row_U/DWT_color_row_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/column_U/DWT_color_column_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/tempr_U/DWT_color_tempr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_DWT_color_fu_204/tempc_U/DWT_color_tempc_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_5_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_3_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C_buffer_2_U/DWT_Accel_A_buffelbW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:04:24 . Memory (MB): peak = 1435.047 ; gain = 779.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:04:33 . Memory (MB): peak = 1435.047 ; gain = 779.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:04:33 . Memory (MB): peak = 1435.047 ; gain = 779.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:04:46 . Memory (MB): peak = 1435.047 ; gain = 779.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:04:47 . Memory (MB): peak = 1435.047 ; gain = 779.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:04:49 . Memory (MB): peak = 1435.105 ; gain = 779.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:04:50 . Memory (MB): peak = 1435.105 ; gain = 779.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   380|
|2     |DSP48E1    |    18|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_10 |     8|
|5     |DSP48E1_11 |     8|
|6     |DSP48E1_2  |     8|
|7     |DSP48E1_3  |     8|
|8     |DSP48E1_4  |     8|
|9     |DSP48E1_5  |     8|
|10    |DSP48E1_6  |     8|
|11    |DSP48E1_7  |     8|
|12    |DSP48E1_8  |     8|
|13    |DSP48E1_9  |     8|
|14    |LUT1       |   386|
|15    |LUT2       |  1728|
|16    |LUT3       |  2489|
|17    |LUT4       |  2190|
|18    |LUT5       |  2412|
|19    |LUT6       |  6758|
|20    |MUXCY      |  2220|
|21    |MUXF7      |   180|
|22    |MUXF8      |     5|
|23    |RAMB18E1   |     1|
|24    |RAMB18E1_2 |     2|
|25    |RAMB18E1_3 |     4|
|26    |RAMB36E1   |     6|
|27    |RAMB36E1_1 |     2|
|28    |RAMB36E1_2 |    48|
|29    |SRL16E     |   216|
|30    |XORCY      |  1223|
|31    |FDE        |   121|
|32    |FDRE       | 15614|
|33    |FDSE       |    14|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:04:50 . Memory (MB): peak = 1435.105 ; gain = 779.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:04:30 . Memory (MB): peak = 1435.105 ; gain = 479.281
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:04:51 . Memory (MB): peak = 1435.105 ; gain = 779.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1467.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 615 instances
  FDE => FDRE: 121 instances

INFO: [Common 17-83] Releasing license: Synthesis
762 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:05:22 . Memory (MB): peak = 1467.691 ; gain = 1080.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1467.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.691 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.691 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 265ee0e1e55ad688
INFO: [Coretcl 2-1174] Renamed 1364 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1467.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ronal/Documents/ECE527MPs/final_project/DWT/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 23:25:33 2023...
