{"data": [{"name": "Approximate Networks on Chip", "category": "5"}, {"name": "Co-Design and Abstraction of a Network-on-Chip Using Deterministic Network Calculus", "category": "6"}, {"name": "Keynote Talk - Many-Core SoC in Nanoscale CMOS - Challenges & Opportunities", "category": "3"}, {"name": "Abetting Planned Obsolescence by Aging 3D Networks-on-Chip", "category": "1"}, {"name": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "category": "3"}, {"name": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "category": "4"}, {"name": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "category": "1"}, {"name": "Approximate Arithmetic Circuits and Their Applications", "category": "0"}, {"name": "BINDU - deadlock-freedom with one bubble in the network", "category": "0"}, {"name": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "category": "5"}, {"name": "3D NoCs with active interposer for multi-die systems", "category": "2"}, {"name": "Global and semi-global communication on Si-IF", "category": "0"}, {"name": "Detection and prevention protocol for black hole attack in network-on-chip", "category": "4"}, {"name": "Challenges and Opportunities for Edge Cloud Architectures", "category": "0"}, {"name": "Keynote Talk - NoCs - A Short History of Success and a Long Future", "category": "4"}, {"name": "UBERNoC - unified buffer power-efficient router for network-on-chip", "category": "6"}, {"name": "Securing Photonic NoC Architectures from Hardware Trojans", "category": "3"}, {"name": "Power efficient photonic network-on-chip for a scalable GPU", "category": "6"}, {"name": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "category": "6"}, {"name": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "category": "3"}, {"name": "APEC - improved acknowledgement prioritization through erasure coding in bufferless NoCs", "category": "6"}, {"name": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "category": "5"}, {"name": "Accurate Congestion Control for RDMA Transfers", "category": "2"}, {"name": "Distributed and Dynamic Shared-Buffer Router for High-Performance Interconnect", "category": "6"}, {"name": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "category": "3"}, {"name": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "category": "4"}, {"name": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "category": "0"}, {"name": "Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks", "category": "5"}, {"name": "SMART++ - reducing cost and improving efficiency of multi-hop bypass in NoC routers", "category": "5"}, {"name": "Approximate nanophotonic interconnects", "category": "6"}, {"name": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "category": "1"}, {"name": "NoC-based DNN accelerator - a future design paradigm", "category": "6"}, {"name": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "category": "0"}, {"name": "Multi-carrier spread-spectrum transceiver for WiNoC", "category": "6"}, {"name": "CDMA-based multiple multicast communications on WiNOC for efficient parallel computing", "category": "6"}, {"name": "Minimally buffered deflection routing with in-order delivery in a torus", "category": "4"}, {"name": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "category": "5"}, {"name": "ClusCross - a new topology for silicon interposer-based network-on-chip", "category": "3"}, {"name": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "category": "1"}, {"name": "JAMS - Jitter-Aware Message Scheduling for FlexRay Automotive Networks", "category": "6"}, {"name": "Distributed SDN architecture for NoC-based many-core SoCs", "category": "3"}, {"name": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "category": "4"}, {"name": "NoC-enabled software/hardware co-design framework for accelerating k-mer counting", "category": "2"}, {"name": "SMART - A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers", "category": "3"}, {"name": "Direct-modulated optical networks for interposer systems", "category": "2"}, {"name": "Extending networks from chips to flexible and stretchable electronics", "category": "3"}, {"name": "Safe and dynamic traffic rate control for networks-on-chips", "category": "3"}, {"name": "Flow mapping and data distribution on mesh-based deep learning accelerator", "category": "2"}, {"name": "Analyzing networks-on-chip based deep neural networks", "category": "5"}, {"name": "Ghost routers - energy-efficient asymmetric multicore processors with symmetric NoCs", "category": "3"}, {"name": "Chip-scale si-photonics optical transceiverfor a photonics-electronics convergence system (invited paper)", "category": "2"}, {"name": "Channel mapping strategies for effective protection switching in fail-operational hard real-time NoCs", "category": "4"}, {"name": "Hybrid Automotive In-Vehicle Networks", "category": "5"}, {"name": "Addressing Extensibility and Fault Tolerance in CAN-based Automotive Systems", "category": "3"}, {"name": "Reinforcement learning based interconnection routing for adaptive traffic optimization", "category": "4"}, {"name": "Energy and Area Efficient Near Field Inductive Coupling - A Case Study on 3D NoC", "category": "1"}, {"name": "Hybrid large-area systems and their interconnection backbone (invited paper)", "category": "2"}, {"name": "3D NoC-Enabled Heterogeneous Manycore Architectures for Accelerating CNN Training - Performance and Thermal Trade-offs", "category": "3"}, {"name": "Parka - Thermally Insulated Nanophotonic Interconnects", "category": "2"}, {"name": "BiNoCHS - Bimodal Network-on-Chip for CPU-GPU Heterogeneous Systems", "category": "6"}, {"name": "Adaptive Manycore Architectures for Big Data Computing", "category": "1"}, {"name": "Fabrics on Die - Where Function, Debug and Test Meet", "category": "6"}, {"name": "Highly Fault-tolerant NoC Routing with Application-aware Congestion Management", "category": "2"}, {"name": "NoC Architectures as Enablers of Biological Discovery for Personalized and Precision Medicine", "category": "4"}, {"name": "Reconfigurable Wireless Network-on-Chip with a Dynamic Medium Access Mechanism", "category": "3"}, {"name": "Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics", "category": "0"}, {"name": "Fault-Tolerant 3D-NoC Architecture and Design - Recent Advances and Challenges", "category": "6"}, {"name": "ARTEMIS - An Aging-Aware Runtime Application Mapping Framework for 3D NoC-based Chip Multiprocessors", "category": "2"}, {"name": "Exploiting Transmission Lines on Heterogeneous Networks-on-Chip to Improve the Adaptivity and Efficiency of Cache Coherence", "category": "3"}, {"name": "Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing", "category": "2"}, {"name": "MapPro - Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip", "category": "1"}, {"name": "Wear-Aware Adaptive Routing for Networks-on-Chips", "category": "3"}, {"name": "Networking Challenges and Prospective Impact of Broadcast-Oriented Wireless Networks-on-Chip", "category": "6"}, {"name": "Improving DVFS in NoCs with Coherence Prediction", "category": "1"}, {"name": "Modeling and Design of High-Radix On-Chip Crossbar Switches", "category": "1"}, {"name": "Novel Hybrid Wired-Wireless Network-on-Chip Architectures - Transducer and Communication Fabric Design", "category": "3"}, {"name": "Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC", "category": "5"}, {"name": "Unbiased Regional Congestion Aware Selection Function for NoCs", "category": "3"}, {"name": "On-Chip Millimeter Wave Antennas and Transceivers", "category": "0"}, {"name": "Achievable Performance Enhancements with mm-Wave Wireless Interconnects in NoC", "category": "5"}, {"name": "A 7.5-mW 10-Gb/s 16-QAM wireline transceiver with carrier synchronization and threshold calibration for mobile inter-chip communications in 16-nm FinFET", "category": "0"}, {"name": "An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links", "category": "0"}, {"name": "DiAMOND - Distributed alteration of messages for on-chip network debug", "category": "1"}, {"name": "Multi-Layer Test and Diagnosis for Dependable NoCs", "category": "6"}, {"name": "Introduction to the special session on \"Silicon photonic interconnects - an illusion or a realistic solution?\"", "category": "1"}, {"name": "Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems", "category": "6"}, {"name": "Introduction to the special session on \"Interconnect enhances architecture - Evolution of wireless NoC from planar to 3D\"", "category": "6"}, {"name": "Design trade-offs in energy efficient NoC architectures", "category": "5"}, {"name": "Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip", "category": "5"}, {"name": "A Low-Overhead, Fully-Distributed, Guaranteed-Delivery Routing Algorithm for Faulty Network-on-Chips", "category": "1"}, {"name": "On-Chip Decentralized Routers with Balanced Pipelines for Avoiding Interconnect Bottleneck", "category": "5"}, {"name": "Asymmetric NoC Architectures for GPU Systems", "category": "1"}, {"name": "SNet, a flexible, scalable network paradigm for manycore architectures", "category": "6"}, {"name": "A Framework for Combining Concurrent Checking and On-Line Embedded Test for Low-Latency Fault Detection in NoC Routers", "category": "5"}, {"name": "Average shortest path length of graphs of diameter 3", "category": "2"}, {"name": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "category": "2"}, {"name": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "category": "0"}, {"name": "Sharing a global on-chip transmission line medium without centralized scheduling", "category": "4"}, {"name": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "category": "0"}, {"name": "Constructing large-scale low-latency network from small optimal networks", "category": "3"}, {"name": "PROSA - protocol-driven NoC architecture", "category": "4"}, {"name": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "category": "2"}, {"name": "A heuristic method of generating diameter 3 graphs for order/degree problem (invited paper)", "category": "5"}, {"name": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "category": "1"}, {"name": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "category": "3"}, {"name": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "category": "5"}, {"name": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "category": "5"}, {"name": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "category": "4"}, {"name": "Architecting a Secure Wireless Network-on-Chip", "category": "0"}, {"name": "A Diversity Scheme to Enhance the Reliability of Wireless NoC in Multipath Channel Environment", "category": "4"}, {"name": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "category": "1"}, {"name": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "category": "1"}, {"name": "Flow-centric computing leveraged by photonic circuit switching for the post-moore era", "category": "1"}, {"name": "High-performance energy-efficient NoC fabrics - Evolution and future challenges", "category": "6"}, {"name": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "category": "5"}, {"name": "Printed circuits on flexible substrates - opportunities and challenges (invited paper)", "category": "0"}, {"name": "SpinNNaker - The world's biggest NoC", "category": "6"}, {"name": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "category": "1"}, {"name": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "category": "5"}, {"name": "TooT - an efficient and scalable power-gating method for NoC routers", "category": "6"}, {"name": "A built-in self-testing framework for asynchronous bundled-data NoC switches resilient to delay variations", "category": "5"}, {"name": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "category": "0"}, {"name": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "category": "0"}, {"name": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "category": "0"}, {"name": "Dynamic synchronizer flip-flop performance in FinFET technologies", "category": "5"}, {"name": "Sampling-based approaches to accelerate network-on-chip simulation", "category": "1"}, {"name": "A novel non-minimal/minimal turn model for highly adaptive routing in 2D NoCs", "category": "2"}, {"name": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "category": "2"}, {"name": "Toward exa-scale photonic switch system for the future datacenter (invited paper)", "category": "6"}, {"name": "Towards stochastic delay bound analysis for Network-on-Chip", "category": "0"}, {"name": "Scalability-oriented multicast traffic characterization", "category": "5"}, {"name": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "category": "5"}, {"name": "Multi-bit transient fault control for NoC links using 2D fault coding method", "category": "1"}, {"name": "Transient queuing models for input-buffered routers in Network-on-Chip", "category": "4"}, {"name": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "category": "2"}, {"name": "ICARO - Congestion isolation in networks-on-chip", "category": "3"}, {"name": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "category": "2"}, {"name": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "category": "2"}, {"name": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "category": "6"}, {"name": "Variable-width datapath for on-chip network static power reduction", "category": "4"}, {"name": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "category": "4"}, {"name": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "category": "6"}, {"name": "Effective abstraction for response proof of communication fabrics", "category": "3"}, {"name": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "category": "0"}, {"name": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "category": "6"}, {"name": "Backward probing deadlock detection for networks-on-chip", "category": "4"}, {"name": "Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance - A case study in 65nm", "category": "6"}, {"name": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "category": "1"}, {"name": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "category": "6"}, {"name": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "category": "6"}, {"name": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "category": "5"}, {"name": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "category": "6"}, {"name": "Accelerating atomic operations on GPGPUs", "category": "4"}, {"name": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "category": "5"}, {"name": "Design of a low power NoC router using Marching Memory Through type", "category": "0"}, {"name": "Using packet information for efficient communication in NoCs", "category": "0"}, {"name": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "category": "5"}, {"name": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "category": "6"}, {"name": "Extending bufferless on-chip networks to high-throughput workloads", "category": "6"}, {"name": "Energy-efficient adaptive wireless NoCs architecture", "category": "0"}, {"name": "CLAP - a crosstalk and loss analysis platform for optical interconnects", "category": "6"}, {"name": "An OFDMA based RF interconnect for massive multi-core processors", "category": "0"}, {"name": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "category": "1"}, {"name": "Scalable parallel simulation of networks on chip", "category": "2"}, {"name": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "category": "4"}, {"name": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "category": "0"}, {"name": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "category": "3"}, {"name": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "category": "3"}, {"name": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "category": "4"}, {"name": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "category": "5"}, {"name": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "category": "1"}, {"name": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "category": "4"}, {"name": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "category": "0"}, {"name": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "category": "4"}, {"name": "Modeling and Power Evaluation of On-Chip Router Components in Spintronics", "category": "0"}, {"name": "Two-hop Free-space based optical interconnects for chip multiprocessors", "category": "5"}, {"name": "A Mixed Verification Strategy Tailored for Networks on Chip", "category": "2"}, {"name": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "category": "5"}, {"name": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "category": "0"}, {"name": "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip", "category": "5"}, {"name": "The XMOS XK-XMP-64 development board", "category": "4"}, {"name": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "category": "6"}, {"name": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "category": "0"}, {"name": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "category": "3"}, {"name": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "category": "0"}, {"name": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "category": "5"}, {"name": "Deadlock-free fine-grained thread migration", "category": "2"}, {"name": "Energy and reliability oriented mapping for regular Networks-on-Chip", "category": "4"}, {"name": "Prevention flow-control for low latency torus networks-on-chip", "category": "3"}, {"name": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "category": "6"}, {"name": "Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip", "category": "1"}, {"name": "Cross clock-domain TDM virtual circuits for networks on chips", "category": "4"}, {"name": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "category": "3"}, {"name": "Complex network inspired fault-tolerant NoC architectures with wireless links", "category": "2"}, {"name": "Reducing network-on-chip energy consumption through spatial locality speculation", "category": "5"}, {"name": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "category": "3"}, {"name": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "category": "4"}, {"name": "Link pipelining strategies for an application-specific asynchronous NoC", "category": "5"}, {"name": "Analysis of application-aware on-chip routing under traffic uncertainty", "category": "5"}, {"name": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "category": "3"}, {"name": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "category": "5"}, {"name": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "category": "1"}, {"name": "VLSI micro-architectures for high-radix crossbar schedulers", "category": "1"}, {"name": "Spidergon STNoC design flow", "category": "1"}, {"name": "Photonic Chip-Scale Interconnection Networks for Performance-Energy Optimized Computing", "category": "0"}, {"name": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "category": "3"}, {"name": "Curbing energy cravings in networks - A cross-sectional view across the micro-macro boundary", "category": "6"}, {"name": "Semiconductor Industry - Perspective, Evolution and Challenges", "category": "4"}, {"name": "BLOCON - A Bufferless Photonic Clos network-on-chip architecture", "category": "2"}, {"name": "Challenges and promises of nano and bio communication networks", "category": "3"}, {"name": "A Network Congestion-Aware Memory Controller", "category": "1"}, {"name": "Design of High-Radix Clos Network-on-Chip", "category": "3"}, {"name": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "category": "5"}, {"name": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "category": "6"}, {"name": "A software framework for trace analysis targeting multicore platforms design", "category": "4"}, {"name": "A comprehensive Networks-on-Chip simulator for error control explorations", "category": "4"}, {"name": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "category": "0"}, {"name": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "category": "4"}, {"name": "A Low-Latency and Memory-Efficient On-chip Network", "category": "6"}, {"name": "Low-Power Bioelectronics for Massively Parallel Neuromonitoring", "category": "2"}, {"name": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "category": "3"}, {"name": "Keynote 3 (Banquet Talk) Digital space", "category": "5"}, {"name": "Dark Silicon - From Computation to Communication", "category": "3"}, {"name": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "category": "6"}, {"name": "Flow-aware allocation for on-chip networks", "category": "4"}, {"name": "NoCs - It is about the memory and the programming model", "category": "2"}, {"name": "Power reduction through physical placement of asynchronous routers", "category": "4"}, {"name": "NoC's at the center of chip architecture - Urgent needs (today) and what they must become (future)", "category": "1"}, {"name": "The design of a latency constrained, power optimized NoC for a 4G SoC", "category": "4"}, {"name": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "category": "0"}, {"name": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "category": "2"}, {"name": "A Modeling and exploration framework for interconnect network design in the nanometer era", "category": "1"}, {"name": "Increasing NoC power estimation accuracy through a rate-based model", "category": "6"}, {"name": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "category": "5"}, {"name": "Performance Evaluation of NoC Architectures for Parallel Workloads", "category": "6"}, {"name": "On-Chip photonic interconnects for scalable multi-core architectures", "category": "4"}, {"name": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "category": "2"}, {"name": "Using adaptive routing to compensate for performance heterogeneity", "category": "5"}, {"name": "Exploring concentration and channel slicing in on-chip network router", "category": "0"}, {"name": "A modular synchronizing FIFO for NoCs", "category": "1"}, {"name": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "category": "1"}, {"name": "Packet-level static timing analysis for NoCs", "category": "2"}, {"name": "Diagnosis of interconnect shorts in mesh NoCs", "category": "2"}, {"name": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "category": "1"}, {"name": "Statistical Approach to NoC Design", "category": "4"}, {"name": "A Network of Time-Division Multiplexed Wiring for FPGAs", "category": "1"}, {"name": "Estimating reliability and throughput of source-synchronous wave-pipelined interconnect", "category": "6"}, {"name": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "category": "2"}, {"name": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "category": "2"}, {"name": "Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions", "category": "6"}, {"name": "Network Simplicity for Latency Insensitive Cores", "category": "6"}, {"name": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "category": "2"}, {"name": "Dual-Channel Access Mechanism for Cost-Effective NoC Design", "category": "0"}, {"name": "Implementation of Wave-Pipelined Interconnects in FPGAs", "category": "5"}, {"name": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "category": "3"}, {"name": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "category": "0"}, {"name": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "category": "4"}, {"name": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "category": "2"}, {"name": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "category": "3"}, {"name": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "category": "1"}, {"name": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "category": "2"}, {"name": "A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs", "category": "3"}, {"name": "Enabling Technology for On-Chip Interconnection Networks", "category": "2"}, {"name": "NoC Communication Strategies Using Time-to-Digital Conversion", "category": "2"}, {"name": "NOC-centric Security of Reconfigurable SoC", "category": "1"}, {"name": "NoC - Network or Chip?", "category": "0"}, {"name": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "category": "3"}, {"name": "Simulation and Evaluation of On-Chip Interconnect Architectures - 2D Mesh, Spidergon, and WK-Recursive Network", "category": "6"}, {"name": "ReNoC - A Network-on-Chip Architecture with Reconfigurable Topology", "category": "1"}, {"name": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "category": "0"}, {"name": "Design Technologies for Networks on Chips", "category": "6"}, {"name": "Towards Open Network-on-Chip Benchmarks", "category": "3"}, {"name": "Architecture of the Scalable Communications Core", "category": "3"}, {"name": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "category": "2"}, {"name": "Mesh of Tree - Unifying Mesh and MFPGA for Better Device Performances", "category": "6"}, {"name": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "category": "2"}, {"name": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "category": "6"}, {"name": "Implementation of a Design-for-Test Architecture for Asynchronous Networks-on-Chip", "category": "3"}, {"name": "A Study of NoC Exit Strategies", "category": "4"}, {"name": "Implementing DSP Algorithms with On-Chip Networks", "category": "1"}, {"name": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "category": "6"}, {"name": "Reflections on 10 Years as a Commercial On-Chip Interconnect Provider", "category": "1"}, {"name": "Reducing Interconnect Cost in NoC through Serialized Asynchronous Links", "category": "5"}, {"name": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "category": "1"}, {"name": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "category": "1"}, {"name": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "category": "3"}, {"name": "Invited Talk 1- Past, Present, and Future Communicating Processors", "category": "2"}, {"name": "Invited Talk 2 - Optical Interconnects for Backplane and Chip-to-Chip Photonics", "category": "1"}, {"name": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "category": "4"}, {"name": "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.", "category": "1"}, {"name": "Application mapping for chip multiprocessors.", "category": "1"}, {"name": "Concurrent topology and routing optimization in automotive network integration.", "category": "2"}, {"name": "Coding approach for low-power 3D interconnects.", "category": "3"}, {"name": "SOTERIA - exploiting process variations to enhance hardware security with photonic NoC architectures.", "category": "2"}, {"name": "LEAD - learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.", "category": "5"}, {"name": "PlanarONoC - concurrent placement and routing considering crossing minimization for optical networks-on-chip.", "category": "2"}, {"name": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "category": "0"}, {"name": "Design space exploration and prototyping for on-chip multimedia applications.", "category": "0"}, {"name": "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.", "category": "1"}, {"name": "Behavior and communication co-optimization for systems with sequential communication media.", "category": "6"}, {"name": "Synthesis of high-performance packet processing pipelines.", "category": "6"}, {"name": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "category": "2"}, {"name": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "category": "5"}, {"name": "SHiFA - System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "category": "2"}, {"name": "CAP - Communication Aware Programming.", "category": "2"}, {"name": "NoC-Sprinting - Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", "category": "3"}, {"name": "darkNoC - Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", "category": "1"}, {"name": "Quality-of-Service for a High-Radix Switch.", "category": "1"}, {"name": "Complementary communication path for energy efficient on-chip optical interconnects.", "category": "6"}, {"name": "Domain-wall memory buffer for low-energy NoCs.", "category": "0"}, {"name": "SuperNet - multimode interconnect architecture for manycore chips.", "category": "2"}, {"name": "Network footprint reduction through data access and computation placement in NoC-based manycores.", "category": "4"}, {"name": "A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", "category": "1"}, {"name": "ANN Based Admission Control for On-Chip Networks.", "category": "1"}, {"name": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "category": "1"}, {"name": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "category": "6"}, {"name": "Sparse 3-D NoCs with Inductive Coupling.", "category": "2"}, {"name": "Surf-Bless - A Confined-interference Routing for Energy-Efficient Communication in NoCs.", "category": "1"}, {"name": "Effect of Distributed Directories in Mesh Interconnects.", "category": "5"}, {"name": "DCFNoC - A Delayed Conflict-Free Time Division Multiplexing Network on Chip.", "category": "6"}, {"name": "Spectrum - a hybrid nanophotonic-electric on-chip network.", "category": "4"}, {"name": "No cache-coherence - a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.", "category": "1"}, {"name": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "category": "3"}, {"name": "Dynamic thread and data mapping for NoC based CMPs.", "category": "2"}, {"name": "Cost-driven 3D integration with interconnect layers.", "category": "6"}, {"name": "An efficient dynamically reconfigurable on-chip network architecture.", "category": "3"}, {"name": "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.", "category": "3"}, {"name": "Trace-driven optimization of networks-on-chip configurations.", "category": "2"}, {"name": "Application-aware NoC design for efficient SDRAM access.", "category": "0"}, {"name": "Network on chip design and optimization using specialized influence models.", "category": "1"}, {"name": "A heterogeneous multiple network-on-chip design - an application-aware approach.", "category": "2"}, {"name": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "category": "4"}, {"name": "RISO - relaxed network-on-chip isolation for cloud processors.", "category": "0"}, {"name": "HCI-tolerant NoC router microarchitecture.", "category": "2"}, {"name": "A low-cost conflict-free NoC for GPGPUs.", "category": "0"}, {"name": "Notifying memories - a case-study on data-flow applications with NoC interfaces implementation.", "category": "1"}, {"name": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "category": "1"}, {"name": "DISCO - a low overhead in-network data compressor for energy-efficient chip multi-processors.", "category": "2"}, {"name": "Shift sprinting - fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.", "category": "1"}, {"name": "Introducing the SuperGT Network-on-Chip; SuperGT QoS - more than just GT.", "category": "0"}, {"name": "Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.", "category": "0"}, {"name": "Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.", "category": "5"}, {"name": "Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.", "category": "4"}, {"name": "Micro-Photonic Interconnects - Characteristics, Possibilities and Limitations.", "category": "2"}, {"name": "CAD Implications of New Interconnect Technologies.", "category": "0"}, {"name": "HyCUBE - A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.", "category": "5"}, {"name": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "category": "5"}, {"name": "Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.", "category": "2"}, {"name": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "category": "5"}, {"name": "Attackboard - a novel dependency-aware traffic generator for exploring NoC design space.", "category": "4"}, {"name": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "category": "3"}, {"name": "Pre-assembly testing of interconnects in embedded multi-die interconnect bridge (EMIB) dies.", "category": "3"}, {"name": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "category": "4"}, {"name": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "category": "5"}, {"name": "Task scheduling for many-cores with S-NUCA caches.", "category": "1"}, {"name": "Port call path sensitive conflict analysis for instance-aware parallel SystemC simulation.", "category": "1"}, {"name": "GRAMARCH - A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation.", "category": "0"}, {"name": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "category": "6"}, {"name": "AstroByte - Multi-FPGA Architecture for Accelerated Simulations of Spiking Astrocyte Neural Networks.", "category": "2"}, {"name": "An Approximate Multiplane Network-on-Chip.", "category": "6"}, {"name": "Design of a time-predictable multicore processor - The T-CREST project.", "category": "5"}, {"name": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "category": "4"}, {"name": "Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips.", "category": "2"}, {"name": "CoDAPT - A Concurrent Data And Power Transceiver for Fully Wireless 3D-ICs.", "category": "1"}, {"name": "One-way shared memory.", "category": "5"}, {"name": "A WCET-aware parallel programming model for predictability enhanced multi-core architectures.", "category": "1"}, {"name": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "category": "3"}, {"name": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "category": "4"}, {"name": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "category": "2"}, {"name": "Earthquake - A NoC-based optimized differential cache-collision attack for MPSoCs.", "category": "2"}, {"name": "Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator.", "category": "1"}, {"name": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "category": "5"}, {"name": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "category": "4"}, {"name": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "category": "6"}, {"name": "SparseNN - An energy-efficient neural network accelerator exploiting input and output sparsity.", "category": "2"}, {"name": "Advance Virtual Channel Reservation.", "category": "1"}, {"name": "Effective cache bank placement for GPUs.", "category": "0"}, {"name": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "category": "5"}, {"name": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "category": "0"}, {"name": "High performance collective communication-aware 3D Network-on-Chip architectures.", "category": "6"}, {"name": "Real-time communication analysis for Networks-on-Chip with backpressure.", "category": "6"}, {"name": "Slack-based resource arbitration for real-time Networks-on-Chip.", "category": "3"}, {"name": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "category": "2"}, {"name": "PRADA - Combating voltage noise in the NoC power supply through flow-control and routing algorithms.", "category": "3"}, {"name": "Testable design of repeaterless low swing on-chip interconnect.", "category": "2"}, {"name": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "category": "5"}, {"name": "Machine Learned Machines - Adaptive co-optimization of caches, cores, and On-chip Network.", "category": "1"}, {"name": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "category": "6"}, {"name": "Rate-based vs delay-based control for DVFS in NoC.", "category": "3"}, {"name": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "category": "4"}, {"name": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "category": "4"}, {"name": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "category": "2"}, {"name": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "category": "5"}, {"name": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "category": "0"}, {"name": "Malleable NoC - dark silicon inspired adaptable Network-on-Chip.", "category": "3"}, {"name": "d2-LBDR - distance-driven routing to handle permanent failures in 2D mesh NOCs.", "category": "5"}, {"name": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "category": "4"}, {"name": "eBSP - Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor.", "category": "0"}, {"name": "Memory-access aware DVFS for network-on-chip in CMPs.", "category": "0"}, {"name": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "category": "4"}, {"name": "CrossOver - Clock domain crossing under virtual-channel flow control.", "category": "5"}, {"name": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "category": "0"}, {"name": "A packet-switched interconnect for many-core systems with BE and RT service.", "category": "3"}, {"name": "Lightweight Anonymous Routing in NoC based SoCs.", "category": "4"}, {"name": "A cyber-physical systems approach to personalized medicine - challenges and opportunities for noc-based multicore platforms.", "category": "2"}, {"name": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "category": "5"}, {"name": "Shenjing - A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip.", "category": "5"}, {"name": "Improving performance guarantees in wormhole mesh NoC designs.", "category": "1"}, {"name": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "category": "6"}, {"name": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "category": "4"}, {"name": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "category": "0"}, {"name": "Adaptively tolerate power-gating-induced power/ground noise under process variations.", "category": "6"}, {"name": "Energy efficient transceiver in wireless Network on Chip architectures.", "category": "6"}, {"name": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "category": "6"}, {"name": "Improving hamiltonian-based routing methods for on-chip networks - A turn model approach.", "category": "5"}, {"name": "A novel model for system-level decision making with combined ASP and SMT solving.", "category": "1"}, {"name": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "category": "3"}, {"name": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "category": "0"}, {"name": "An efficient network on-chip architecture based on isolating local and non-local communications.", "category": "2"}, {"name": "ADVOCAT - Automated deadlock verification for on-chip cache coherence and interconnects.", "category": "0"}, {"name": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "category": "3"}, {"name": "Application mapping for express channel-based networks-on-chip.", "category": "2"}, {"name": "Switch folding - network-on-chip routers with time-multiplexed output ports.", "category": "3"}, {"name": "From Simulink to NoC-based MPSoC on FPGA.", "category": "6"}, {"name": "CARS - congestion-aware request scheduler for network interfaces in NoC-based manycore systems.", "category": "3"}, {"name": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "category": "6"}, {"name": "Communication and migration energy aware design space exploration for multicore systems with intermittent faults.", "category": "5"}, {"name": "Exploring topologies for source-synchronous ring-based network-on-chip.", "category": "2"}, {"name": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "category": "4"}, {"name": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "category": "6"}, {"name": "Efficient simulation and modelling of non-rectangular NoC topologies.", "category": "0"}, {"name": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "category": "4"}, {"name": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "category": "5"}, {"name": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "category": "0"}, {"name": "A Network-on-Chip-based turbo/LDPC decoder architecture.", "category": "2"}, {"name": "Correct runtime operation for NoCs through adaptive-region protection.", "category": "1"}, {"name": "ALLARM - Optimizing sparse directories for thread-local data.", "category": "0"}, {"name": "Enhanced metamodeling techniques for high-dimensional IC design estimation problems.", "category": "1"}, {"name": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "category": "3"}, {"name": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "category": "2"}, {"name": "Development of low power many-core SoC for multimedia applications.", "category": "6"}, {"name": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "category": "3"}, {"name": "Parallel probe based dynamic connection setup in TDM NoCs.", "category": "6"}, {"name": "SVR-NoC - a performance analysis tool for network-on-chips using learning-based support vector regression model.", "category": "6"}, {"name": "3D integration for power-efficient computing.", "category": "2"}, {"name": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "category": "2"}, {"name": "Hybrid interconnect design for heterogeneous hardware accelerators.", "category": "0"}, {"name": "Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling.", "category": "1"}, {"name": "OLITS - An Ohm's Law-like traffic splitting model based on congestion prediction.", "category": "1"}, {"name": "NOCEVE - Network on chip emulation and verification environment.", "category": "4"}, {"name": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "category": "4"}, {"name": "Static scheduling of a Time-Triggered Network-on-Chip based on SMT solving.", "category": "1"}, {"name": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems.", "category": "5"}, {"name": "DCM - An IP for the autonomous control of optical and electrical reconfigurable NoCs.", "category": "4"}, {"name": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "category": "5"}, {"name": "Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems.", "category": "4"}, {"name": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "category": "0"}, {"name": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "category": "3"}, {"name": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "category": "1"}, {"name": "Achieving composability in NoC-based MPSoCs through QoS management at software level.", "category": "1"}, {"name": "Counterexample-guided SMT-driven optimal buffer sizing.", "category": "3"}, {"name": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "category": "2"}, {"name": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "category": "4"}, {"name": "Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures.", "category": "4"}, {"name": "Run-time deadlock detection in networks-on-chip using coupled transitive closure networks.", "category": "3"}, {"name": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "category": "1"}, {"name": "Optimal regulation of traffic flows in networks-on-chip.", "category": "6"}, {"name": "Advances in asynchronous logic - from principles to GALS & NoC, recent industry applications, and commercial CAD tools.", "category": "1"}, {"name": "An FPGA bridge preserving traffic quality of service for on-chip network-based systems.", "category": "0"}, {"name": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "category": "1"}, {"name": "MB-LITE - A robust, light-weight soft-core implementation of the MicroBlaze architecture.", "category": "3"}, {"name": "SigNet - Network-on-chip filtering for coarse vector directories.", "category": "3"}, {"name": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "category": "4"}, {"name": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "category": "3"}, {"name": "A 3D reconfigurable platform for 4G telecom applications.", "category": "5"}, {"name": "An error-correcting unordered code and hardware support for robust asynchronous global communication.", "category": "2"}, {"name": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "category": "1"}, {"name": "Multicore soft error rate stabilization using adaptive dual modular redundancy.", "category": "6"}, {"name": "PM-COSYN - PE and memory co-synthesis for MPSoCs.", "category": "1"}, {"name": "SCORES - A scalable and parametric streams-based communication architecture for modular reconfigurable systems.", "category": "2"}, {"name": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "category": "2"}, {"name": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "category": "1"}, {"name": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "category": "6"}, {"name": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "category": "3"}, {"name": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "category": "1"}, {"name": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "category": "4"}], "links": [{"source": "Abetting Planned Obsolescence by Aging 3D Networks-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Design trade-offs in energy efficient NoC architectures", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Design trade-offs in energy efficient NoC architectures", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Design trade-offs in energy efficient NoC architectures", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Effective cache bank placement for GPUs.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "Critical Packet Prioritisation by Slack-Aware Re-Routing in On-Chip Networks", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Effect of Distributed Directories in Mesh Interconnects.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Effect of Distributed Directories in Mesh Interconnects.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Effect of Distributed Directories in Mesh Interconnects.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Effect of Distributed Directories in Mesh Interconnects.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "target": "Effect of Distributed Directories in Mesh Interconnects.", "value": ""}, {"source": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Powermax - an automated methodology for generating peak-power traffic in networks-on-chip", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "REGENT - A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A packet-switched interconnect for many-core systems with BE and RT service.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A packet-switched interconnect for many-core systems with BE and RT service.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "Minimally buffered single-cycle deflection router.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Minimally buffered single-cycle deflection router.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Minimally buffered single-cycle deflection router.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Minimally buffered single-cycle deflection router.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Minimally buffered single-cycle deflection router.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Minimally buffered single-cycle deflection router.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A methodology for the characterization of process variation in NoC links.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A methodology for the characterization of process variation in NoC links.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "Sharing a global on-chip transmission line medium without centralized scheduling", "value": ""}, {"source": "FreewayNoC - A DDR NoC with Pipeline Bypassing", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Sharing a global on-chip transmission line medium without centralized scheduling", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Sharing a global on-chip transmission line medium without centralized scheduling", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Reliability assessment of fault tolerant routing algorithms in networks-on-chip - An analytic approach.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Feedback control for providing QoS in NoC based multicores.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Feedback control for providing QoS in NoC based multicores.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "MPSoCs run-time monitoring through Networks-on-Chip.", "target": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Towards stochastic delay bound analysis for Network-on-Chip", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Efficient Timing Channel Protection for On-Chip Networks", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Packet security with path sensitization for NoCs.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Packet security with path sensitization for NoCs.", "value": ""}, {"source": "Securing NoCs Against Timing Attacks with Non-Interference Based Adaptive Routing", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Packet security with path sensitization for NoCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Packet security with path sensitization for NoCs.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "Rethinking NoCs for Spatial Neural Network Accelerators", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Rethinking NoCs for Spatial Neural Network Accelerators", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "Shenjing - A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip.", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Reconfigurable Network-on-Chip for 3D Neural Network Accelerators", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Coherence based message prediction for optically interconnected chip multiprocessors.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Coherence based message prediction for optically interconnected chip multiprocessors.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Securing Photonic NoC Architectures from Hardware Trojans", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Minimally buffered deflection routing with in-order delivery in a torus", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Domain-wall memory buffer for low-energy NoCs.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Domain-wall memory buffer for low-energy NoCs.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Domain-wall memory buffer for low-energy NoCs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Domain-wall memory buffer for low-energy NoCs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Minimally buffered deflection routing with in-order delivery in a torus", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Brownian Bubble Router - Enabling Deadlock Freedom via Guaranteed Forward Progress", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Lightweight Anonymous Routing in NoC based SoCs.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Lightweight Anonymous Routing in NoC based SoCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Lightweight Anonymous Routing in NoC based SoCs.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "Lightweight Anonymous Routing in NoC based SoCs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Accurate Congestion Control for RDMA Transfers", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Extending networks from chips to flexible and stretchable electronics", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Extending networks from chips to flexible and stretchable electronics", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Safe and dynamic traffic rate control for networks-on-chips", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "One-way shared memory.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "One-way shared memory.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "One-way shared memory.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "One-way shared memory.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "One-way shared memory.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "One-way shared memory.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "One-way shared memory.", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "One-way shared memory.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "One-way shared memory.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "One-way shared memory.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "High performance collective communication-aware 3D Network-on-Chip architectures.", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "3D integration for power-efficient computing.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "3D integration for power-efficient computing.", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "3D integration for power-efficient computing.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "3D Embedded multi-core - Some perspectives.", "target": "A 3D reconfigurable platform for 4G telecom applications.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "value": ""}, {"source": "An asynchronous NoC router in a 14nm FinFET library - Comparison to an industrial synchronous counterpart.", "target": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Extending networks from chips to flexible and stretchable electronics", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Architecting a Secure Wireless Network-on-Chip", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Architecting a Secure Wireless Network-on-Chip", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Extending networks from chips to flexible and stretchable electronics", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Architecting a Secure Wireless Network-on-Chip", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Diagnosis of interconnect shorts in mesh NoCs", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Testing WiNoC-Enabled Multicore Chips with BIST for Wireless Interconnects", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Energy efficient transceiver in wireless Network on Chip architectures.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Accurate Congestion Control for RDMA Transfers", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "ICARO - Congestion isolation in networks-on-chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "ICARO - Congestion isolation in networks-on-chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "ICARO - Congestion isolation in networks-on-chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Energy-efficient adaptive wireless NoCs architecture", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Scalable parallel simulation of networks on chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Connection-centric network for spiking neural networks", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Connection-centric network for spiking neural networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "On the Design of a Photonic Network-on-Chip", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "On the Design of a Photonic Network-on-Chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A fast, source-synchronous ring-based network-on-chip design.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "VANDAL - A tool for the design specification of nanophotonic networks.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5D Integrated Systems - A Case for AWGRs", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC", "target": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "PROSA - protocol-driven NoC architecture", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "High performance collective communication-aware 3D Network-on-Chip architectures.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Rethinking NoCs for Spatial Neural Network Accelerators", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Towards stochastic delay bound analysis for Network-on-Chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Safe and dynamic traffic rate control for networks-on-chips", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Transient queuing models for input-buffered routers in Network-on-Chip", "value": ""}, {"source": "On the Accuracy of Stochastic Delay Bound for Network on Chip", "target": "Challenges and promises of nano and bio communication networks", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Challenges and promises of nano and bio communication networks", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Fairness-Oriented and Location-Aware NUCA for Many-Core SoC", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "value": ""}, {"source": "Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Safe and dynamic traffic rate control for networks-on-chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A packet-switched interconnect for many-core systems with BE and RT service.", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A packet-switched interconnect for many-core systems with BE and RT service.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Hermes - Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Safe and dynamic traffic rate control for networks-on-chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Coherence based message prediction for optically interconnected chip multiprocessors.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Coherence based message prediction for optically interconnected chip multiprocessors.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Coherence based message prediction for optically interconnected chip multiprocessors.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Coherence based message prediction for optically interconnected chip multiprocessors.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Minimally buffered deflection routing with in-order delivery in a torus", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "TooT - an efficient and scalable power-gating method for NoC routers", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "A Novel Approach to Reduce Packet Latency Increase Caused by Power Gating in Network-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "3D logarithmic interconnect - Stacking multiple L1 memory dies over multi-core clusters", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "A packet-switched interconnect for many-core systems with BE and RT service.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A packet-switched interconnect for many-core systems with BE and RT service.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Towards stochastic delay bound analysis for Network-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "System-Level Design of Networks-on-Chip for Heterogeneous Systems-on-Chip", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "A heuristic method of generating diameter 3 graphs for order/degree problem (invited paper)", "value": ""}, {"source": "XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs", "target": "Sparse 3-D NoCs with Inductive Coupling.", "value": ""}, {"source": "A heuristic method of generating diameter 3 graphs for order/degree problem (invited paper)", "target": "Sparse 3-D NoCs with Inductive Coupling.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Configurable links for runtime adaptive on-chip communication.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Feedback control for providing QoS in NoC based multicores.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Slack-based resource arbitration for real-time Networks-on-Chip.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Slack-based resource arbitration for real-time Networks-on-Chip.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Improving performance guarantees in wormhole mesh NoC designs.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "eBSP - Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Delay analysis of wormhole based heterogeneous NoC", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Safe and dynamic traffic rate control for networks-on-chips", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Delay analysis of wormhole based heterogeneous NoC", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Delay analysis of wormhole based heterogeneous NoC", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "DiAMOND - Distributed alteration of messages for on-chip network debug", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "DiAMOND - Distributed alteration of messages for on-chip network debug", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "DiAMOND - Distributed alteration of messages for on-chip network debug", "target": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "value": ""}, {"source": "DiAMOND - Distributed alteration of messages for on-chip network debug", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "DiAMOND - Distributed alteration of messages for on-chip network debug", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Enhanced metamodeling techniques for high-dimensional IC design estimation problems.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "Enhanced metamodeling techniques for high-dimensional IC design estimation problems.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A Low-Overhead Multicast Bufferless Router with Reconfigurable Banyan Network", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Prevention flow-control for low latency torus networks-on-chip", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Prevention flow-control for low latency torus networks-on-chip", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Spidergon STNoC design flow", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "SNet, a flexible, scalable network paradigm for manycore architectures", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Spidergon STNoC design flow", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "NoC-Based Support of Heterogeneous Cache-Coherence Models for Accelerators", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "An Approximate Multiplane Network-on-Chip.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Single-cycle collective communication over a shared network fabric", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "DAPPER - Data Aware Approximate NoC for GPGPU Architectures", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Multi-bit transient fault control for NoC links using 2D fault coding method", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Multi-bit transient fault control for NoC links using 2D fault coding method", "target": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "value": ""}, {"source": "Multi-bit transient fault control for NoC links using 2D fault coding method", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Multi-bit transient fault control for NoC links using 2D fault coding method", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Multi-bit transient fault control for NoC links using 2D fault coding method", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Topology-agnostic fault-tolerant NoC routing method.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Topology-agnostic fault-tolerant NoC routing method.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Using benes networks at fault-tolerant and deflection routing based network-on-chips", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Sharing a global on-chip transmission line medium without centralized scheduling", "target": "Leveraging the geometric properties of on-chip transmission line structures to improve interconnect performance - A case study in 65nm", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Machine learning enabled power-aware Network-on-Chip design.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "PROSA - protocol-driven NoC architecture", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "A low-cost conflict-free NoC for GPGPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "A low-cost conflict-free NoC for GPGPUs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Effective cache bank placement for GPUs.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Effective cache bank placement for GPUs.", "target": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "value": ""}, {"source": "Effective cache bank placement for GPUs.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs", "target": "Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips.", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips.", "value": ""}, {"source": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "target": "Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Design of a time-predictable multicore processor - The T-CREST project.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Design of a time-predictable multicore processor - The T-CREST project.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Design of a time-predictable multicore processor - The T-CREST project.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "One-way shared memory.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "One-way shared memory.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "One-way shared memory.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "One-way shared memory.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "One-way shared memory.", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "One-way shared memory.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "One-way shared memory.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Improving performance guarantees in wormhole mesh NoC designs.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Improving performance guarantees in wormhole mesh NoC designs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Spidergon STNoC design flow", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Tighter time analysis for real-time traffic in on-chip networks with shared priorities", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Spidergon STNoC design flow", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Spidergon STNoC design flow", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "Scalability-oriented multicast traffic characterization", "value": ""}, {"source": "On-Chip Wireless Channel Propagation - Impact of Antenna Directionality and Placement on Channel Performance", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Scalability-oriented multicast traffic characterization", "target": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "value": ""}, {"source": "Channel Characterization for Chip-scale Wireless Communications within Computing Packages", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "An area-efficient TDM NoC supporting reconfiguration for mode changes", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Architecting a Secure Wireless Network-on-Chip", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "value": ""}, {"source": "AxNoC - Low-power Approximate Network-on-Chips using Critical-Path Isolation", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs", "target": "3D Embedded multi-core - Some perspectives.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Logic-based implementation of fault-tolerant routing in 3D network-on-chips", "target": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "value": ""}, {"source": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "target": "A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "Two-hop Free-space based optical interconnects for chip multiprocessors", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Design of high bandwidth photonic NoC architectures using optical multilevel signaling", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "WAVES - Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Optical Ring Network-on-Chip (ORNoC) - Architecture and design methodology.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Contention-free on-chip routing of optical packets", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "All-optical wavelength-routed NoC based on a novel hierarchical topology", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "POPSTAR - a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "target": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "value": ""}, {"source": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Exploiting Dark Cores for Performance Optimization via Patterning for Many-core Chips in the Dark Silicon Era", "target": "Task scheduling for many-cores with S-NUCA caches.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Task scheduling for many-cores with S-NUCA caches.", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "Task scheduling for many-cores with S-NUCA caches.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "An analytical method for evaluating Network-on-Chip performance.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "The synchronous vs. asynchronous NoC routers - an apple-to-apple comparison between synchronous and transition signaling asynchronous designs", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "TooT - an efficient and scalable power-gating method for NoC routers", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Improving NoC performance under spatio-temporal variability by runtime reconfiguration - a general mathematical framework", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Optimal regulation of traffic flows in networks-on-chip.", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Optimal regulation of traffic flows in networks-on-chip.", "value": ""}, {"source": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "target": "Time-critical computing on a single-chip massively parallel processor.", "value": ""}, {"source": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "target": "Optimal regulation of traffic flows in networks-on-chip.", "value": ""}, {"source": "Time-critical computing on a single-chip massively parallel processor.", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Time-critical computing on a single-chip massively parallel processor.", "target": "Optimal regulation of traffic flows in networks-on-chip.", "value": ""}, {"source": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "target": "Optimal regulation of traffic flows in networks-on-chip.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "QuT - A low-power optical Network-on-Chip", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A comprehensive Networks-on-Chip simulator for error control explorations", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A comprehensive Networks-on-Chip simulator for error control explorations", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "On-Chip photonic interconnects for scalable multi-core architectures", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "On-Chip photonic interconnects for scalable multi-core architectures", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Recursive partitioning multicast - A bandwidth-efficient routing for Networks-on-Chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A methodology for the characterization of process variation in NoC links.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A methodology for the characterization of process variation in NoC links.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Bubble budgeting - throughput optimization for dynamic workloads by exploiting dark cores in many core systems", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Achieving balanced buffer utilization with a proper co-design of flow control and routing algorithm", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Centralized buffer router - A low latency, low power router for high radix NOCs", "value": ""}, {"source": "Bubble sharing - Area and energy efficient adaptive routers using centralized buffers", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Deadlock-free fine-grained thread migration", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "Deadlock-free fine-grained thread migration", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "Deadlock-free fine-grained thread migration", "value": ""}, {"source": "Reservation-based Network-on-Chip Timing Models for Large-scale Architectural Simulation", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "Deadlock-free fine-grained thread migration", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Deadlock-free fine-grained thread migration", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Deadlock-free fine-grained thread migration", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Silicon-photonic clos networks for global on-chip communication", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Silicon-photonic clos networks for global on-chip communication", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Silicon-photonic clos networks for global on-chip communication", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Silicon-photonic clos networks for global on-chip communication", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "PhoenixSim - A simulator for physical-layer analysis of chip-scale photonic interconnection networks.", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "QuT - A low-power optical Network-on-Chip", "target": "Performance Evaluation of a Multicore System with Optically Connected Memory Modules", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Technology assessment of silicon interposers for manycore SoCs - Active, passive, or optical?", "target": "Performance Evaluation of a Multicore System with Optically Connected Memory Modules", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Performance Evaluation of a Multicore System with Optically Connected Memory Modules", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Single-cycle collective communication over a shared network fabric", "target": "Accelerating atomic operations on GPGPUs", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Per-flow delay bound analysis based on a formalized microarchitectural model", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Per-flow delay bound analysis based on a formalized microarchitectural model", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Per-flow delay bound analysis based on a formalized microarchitectural model", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Per-flow delay bound analysis based on a formalized microarchitectural model", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Per-flow delay bound analysis based on a formalized microarchitectural model", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Real-time communication analysis for Networks-on-Chip with backpressure.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "value": ""}, {"source": "Real-time communication analysis for Networks-on-Chip with backpressure.", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "target": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Towards stochastic delay bound analysis for Network-on-Chip", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Transient queuing models for input-buffered routers in Network-on-Chip", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "DyAFNoC - Characterization and analysis of a dynamically reconfigurable NoC using a DOR-based deadlock-free routing algorithm", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "NoC-Based FPGA - Architecture and Routing", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC-Based FPGA - Architecture and Routing", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "Hybrid interconnect design for heterogeneous hardware accelerators.", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Hybrid interconnect design for heterogeneous hardware accelerators.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Extending bufferless on-chip networks to high-throughput workloads", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "A Network Congestion-Aware Memory Controller", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "A Network Congestion-Aware Memory Controller", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Correct runtime operation for NoCs through adaptive-region protection.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Bandwidth-efficient on-chip interconnect designs for GPGPUs.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Design of a low power NoC router using Marching Memory Through type", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "PROBE - Prediction-based optical bandwidth scaling for energy-efficient NoCs", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Using packet information for efficient communication in NoCs", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "value": ""}, {"source": "ICARO - Congestion isolation in networks-on-chip", "target": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "value": ""}, {"source": "Inter/intra-chip optical interconnection network - opportunities, challenges, and implementations", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Accurate Channel Models for Realistic Design Space Exploration of Future Wireless NoCs", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "STORM - A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Efficient routing implementation in complex systems-on-chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "An Analytical Approach for Dimensioning Mixed Traffic Networks", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Proactive circuit allocation in multiplane NoCs.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Proactive circuit allocation in multiplane NoCs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "value": ""}, {"source": "A loosely synchronizing asynchronous router for TDM-scheduled NOCs", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "ElastiNoC - A self-testable distributed VC-based Network-on-Chip architecture", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "An efficient network on-chip architecture based on isolating local and non-local communications.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Network Simplicity for Latency Insensitive Cores", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Network Simplicity for Latency Insensitive Cores", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "An NoC and cache hierarchy substrate to address effective virtualization and fault-tolerance", "target": "Dynamic thread and data mapping for NoC based CMPs.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "FMEA-based analysis of a Network-on-Chip for mixed-critical systems", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Centralized buffer router - A low latency, low power router for high radix NOCs", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Dynamic-priority arbiter and multiplexer soft macros for on-chip networks switches.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A deadlock-free routing algorithm requiring no virtual channel on 3D-NoCs with partial vertical connections", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Cross clock-domain TDM virtual circuits for networks on chips", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Cross clock-domain TDM virtual circuits for networks on chips", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "The Case for Low-Power Photonic Networks on Chip.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Impact of Process and Temperature Variations on Network-on-Chip Design Exploration", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "The Case for Low-Power Photonic Networks on Chip.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "target": "Development of low power many-core SoC for multimedia applications.", "value": ""}, {"source": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Development of low power many-core SoC for multimedia applications.", "target": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "value": ""}, {"source": "Development of low power many-core SoC for multimedia applications.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "value": ""}, {"source": "Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Layered Switching for Networks on Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Layered Switching for Networks on Chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Design of a low power NoC router using Marching Memory Through type", "target": "Domain-wall memory buffer for low-energy NoCs.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Using packet information for efficient communication in NoCs", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "Memory-access aware DVFS for network-on-chip in CMPs.", "target": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "On self-tuning networks-on-chip for dynamic network-flow dominance adaptation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "QuaLe - A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A speculative arbiter design to enable high-frequency many-VC router in NoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "value": ""}, {"source": "Extending bufferless on-chip networks to high-throughput workloads", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "MinBD - Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect", "target": "Correct runtime operation for NoCs through adaptive-region protection.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Challenges and promises of nano and bio communication networks", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Challenges and promises of nano and bio communication networks", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Challenges and promises of nano and bio communication networks", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "On-chip network-enabled many-core architectures for computational biology applications.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "On-chip network-enabled many-core architectures for computational biology applications.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "value": ""}, {"source": "Energy-efficient adaptive wireless NoCs architecture", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "value": ""}, {"source": "An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel's Single-chip Cloud Computer", "target": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "A Low-Latency and Memory-Efficient On-chip Network", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "value": ""}, {"source": "An accurate and scalable analytic model for round-robin arbitration in network-on-chip", "target": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "value": ""}, {"source": "A Low-Latency and Memory-Efficient On-chip Network", "target": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "value": ""}, {"source": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "target": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "value": ""}, {"source": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "target": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "value": ""}, {"source": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "target": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "value": ""}, {"source": "Scalable parallel simulation of networks on chip", "target": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "value": ""}, {"source": "Sharing and placement of on-chip laser sources in silicon-photonic NoCs", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC.", "target": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Dynamic traffic distribution among hierarchy levels in hierarchical Networks-on-Chip (NoCs)", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "target": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "value": ""}, {"source": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Physical planning for the architectural exploration of large-scale chip multiprocessors", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Hierarchical Network-on-Chip and Traffic Compression for Spiking Neural Network Implementations", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "GCA - Global congestion awareness for load balance in Networks-on-Chip", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "D\u00e9j\u00e0 Vu Switching for Multiplane NoCs", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Energy-efficient multicore chip design through cross-layer approach.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "High performance collective communication-aware 3D Network-on-Chip architectures.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "High performance collective communication-aware 3D Network-on-Chip architectures.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "High performance collective communication-aware 3D Network-on-Chip architectures.", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "High performance collective communication-aware 3D Network-on-Chip architectures.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Complex network inspired fault-tolerant NoC architectures with wireless links", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Headfirst sliding routing - A time-based routing scheme for bus-NoC hybrid 3-D architecture", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "A vertical bubble flow network using inductive-coupling for 3-D CMPs", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Scalability of network-on-chip communication architecture for 3-D meshes", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Scalability of network-on-chip communication architecture for 3-D meshes", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "target": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models.", "target": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Architecture of the Scalable Communications Core", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Architecture of the Scalable Communications Core", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "A novel model for system-level decision making with combined ASP and SMT solving.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "A novel model for system-level decision making with combined ASP and SMT solving.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Test pin count reduction for NoC-based Test delivery in multicore SOCs.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "ReliNoC - A reliable network for priority-based on-chip communication.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "target": "A highly resilient routing algorithm for fault-tolerant NoCs.", "value": ""}, {"source": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "A highly resilient routing algorithm for fault-tolerant NoCs.", "target": "A monitor interconnect and support subsystem for multicore processors.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Increasing NoC power estimation accuracy through a rate-based model", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Increasing NoC power estimation accuracy through a rate-based model", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Increasing NoC power estimation accuracy through a rate-based model", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Increasing NoC power estimation accuracy through a rate-based model", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Increasing NoC power estimation accuracy through a rate-based model", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Implications of Rent's Rule for NoC Design and Its Fault-Tolerance", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Synthesis of NoC Interconnects for Custom MPSoC Architectures", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "A spectral clustering approach to application-specific network-on-chip synthesis.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "A spectral clustering approach to application-specific network-on-chip synthesis.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "target": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "value": ""}, {"source": "Heterogeneous NoC Design for Efficient Broadcast-based Coherence Protocol Support", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Quality-of-Service for a High-Radix Switch.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Application-aware NoC design for efficient SDRAM access.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Quality-of-Service for a High-Radix Switch.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Application-aware NoC design for efficient SDRAM access.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "An area-efficient network interface for a TDM-based network-on-chip.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Parallel probe based dynamic connection setup in TDM NoCs.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A Mixed Verification Strategy Tailored for Networks on Chip", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Mixed Verification Strategy Tailored for Networks on Chip", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Region-Based Routing - An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "A Study of NoC Exit Strategies", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Study of NoC Exit Strategies", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "A Study of NoC Exit Strategies", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "A Study of NoC Exit Strategies", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Improving performance guarantees in wormhole mesh NoC designs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Improving performance guarantees in wormhole mesh NoC designs.", "target": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "value": ""}, {"source": "Improving performance guarantees in wormhole mesh NoC designs.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Circuit-Switched Coherence", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Circuit-Switched Coherence", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "On-chip interconnection network for accelerator-rich architectures.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "On-chip interconnection network for accelerator-rich architectures.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "Design of a time-predictable multicore processor - The T-CREST project.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Efficient Timing Channel Protection for On-Chip Networks", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Design of a time-predictable multicore processor - The T-CREST project.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Design of a time-predictable multicore processor - The T-CREST project.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "An area-efficient network interface for a TDM-based network-on-chip.", "value": ""}, {"source": "Analytical Performance Modeling of Hierarchical Interconnect Fabrics", "target": "Delay analysis of wormhole based heterogeneous NoC", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Two-hop Free-space based optical interconnects for chip multiprocessors", "target": "Complementary communication path for energy efficient on-chip optical interconnects.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Minimal-path fault-tolerant approach using connection-retaining structure in Networks-on-Chip", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "HARAQ - Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "value": ""}, {"source": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "value": ""}, {"source": "TOPAZ - An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "ANN Based Admission Control for On-Chip Networks.", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "Dynamic Flow Regulation for IP Integration on Network-on-Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "A Study of NoC Exit Strategies", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A Study of NoC Exit Strategies", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip", "target": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Design of High-Radix Clos Network-on-Chip", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A methodology for the characterization of process variation in NoC links.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Energy and reliability oriented mapping for regular Networks-on-Chip", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A software framework for trace analysis targeting multicore platforms design", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A software framework for trace analysis targeting multicore platforms design", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "HiRA - A methodology for deadlock free routing in hierarchical networks on chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Prometheus - Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Energy efficient transceiver in wireless Network on Chip architectures.", "value": ""}, {"source": "Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures", "target": "AFRA - A low cost high performance reliable routing for 3D mesh NoCs.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "VLSI micro-architectures for high-radix crossbar schedulers", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Interconnect Physical Analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for Cryptographic accelerators", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "VLSI micro-architectures for high-radix crossbar schedulers", "target": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "value": ""}, {"source": "VLSI micro-architectures for high-radix crossbar schedulers", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "VLSI micro-architectures for high-radix crossbar schedulers", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "VLSI micro-architectures for high-radix crossbar schedulers", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "Reducing network-on-chip energy consumption through spatial locality speculation", "value": ""}, {"source": "CCNoC - Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "An efficient network on-chip architecture based on isolating local and non-local communications.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "A distributed and topology-agnostic approach for on-line NoC testing", "value": ""}, {"source": "Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-Tolerant Flow Control in On-chip Networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "value": ""}, {"source": "Energy and reliability oriented mapping for regular Networks-on-Chip", "target": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Link pipelining strategies for an application-specific asynchronous NoC", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "target": "Adaptive stochastic routing in fault-tolerant on-chip networks", "value": ""}, {"source": "An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Adaptive stochastic routing in fault-tolerant on-chip networks", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A low-latency adaptive asynchronous interconnection network using bi-modal router nodes", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Towards Open Network-on-Chip Benchmarks", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Towards Open Network-on-Chip Benchmarks", "target": "Application mapping for chip multiprocessors.", "value": ""}, {"source": "Towards Open Network-on-Chip Benchmarks", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Efficient routing implementation in complex systems-on-chip", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Reconfiguration of a 3GPP-LTE telecommunication application on a 22-core NoC-based system-on-chip", "target": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "Diagnosis of interconnect shorts in mesh NoCs", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Diagnosis of interconnect shorts in mesh NoCs", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "A distributed and topology-agnostic approach for on-line NoC testing", "target": "An efficient network on-chip architecture based on isolating local and non-local communications.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Design of High-Radix Clos Network-on-Chip", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Design of High-Radix Clos Network-on-Chip", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Inferring packet dependencies to improve trace based simulation of on-chip networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Prediction-based flow control for network-on-chip traffic.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Prediction-based flow control for network-on-chip traffic.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Design of multi-channel wireless NoC to improve on-chip communication capacity!", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "target": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A software framework for trace analysis targeting multicore platforms design", "value": ""}, {"source": "Complex network inspired fault-tolerant NoC architectures with wireless links", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "A software framework for trace analysis targeting multicore platforms design", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Flow-aware allocation for on-chip networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Flow-aware allocation for on-chip networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "A Lightweight Fault-Tolerant Mechanism for Network-on-Chip", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "target": "ORION 2.0 - A fast and accurate NoC power and area model for early-stage design space exploration.", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Reducing network-on-chip energy consumption through spatial locality speculation", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "HCI-tolerant NoC router microarchitecture.", "value": ""}, {"source": "Optimal network architectures for minimizing average distance in k-ary n-dimensional mesh networks", "target": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "In-network Monitoring and Control Policy for DVFS of CMP Networks-on-Chip and Last Level Caches", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Energy-efficient multicore chip design through cross-layer approach.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Energy-efficient multicore chip design through cross-layer approach.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Link pipelining strategies for an application-specific asynchronous NoC", "target": "Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", "value": ""}, {"source": "Exploring partitioning methods for 3D Networks-on-Chip utilizing adaptive routing model", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Automatic verification for deadlock in networks-on-chips with adaptive routing and wormhole switching", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "A Generic Model for Formally Verifying NoC Communication Architectures - A Case Study", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "target": "Exploring topologies for source-synchronous ring-based network-on-chip.", "value": ""}, {"source": "Charka - A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Exploring topologies for source-synchronous ring-based network-on-chip.", "target": "A fast, source-synchronous ring-based network-on-chip design.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Best of both worlds - A bus enhanced NoC (BENoC)", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Design space exploration and prototyping for on-chip multimedia applications.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Design space exploration and prototyping for on-chip multimedia applications.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Smart hill climbing for agile dynamic mapping in many-core systems.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Task scheduling for many-cores with S-NUCA caches.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "Task scheduling for many-cores with S-NUCA caches.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Dynamic decentralized mapping of tree-structured applications on NoC architectures", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "Configurable links for runtime adaptive on-chip communication.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Fast, Accurate and Detailed NoC Simulations", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Fast, Accurate and Detailed NoC Simulations", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "BiNoC - A bidirectional NoC architecture with dynamic self-reconfigurable channel", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "The Power of Priority - NoC Based Distributed Cache Coherency", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Implementation and Evaluation of a Dynamically Routed Processor Operand Network", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Implementing DSP Algorithms with On-Chip Networks", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Operating-system controlled network on chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Operating-system controlled network on chip.", "target": "From Simulink to NoC-based MPSoC on FPGA.", "value": ""}, {"source": "Operating-system controlled network on chip.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Operating-system controlled network on chip.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "From Simulink to NoC-based MPSoC on FPGA.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "From Simulink to NoC-based MPSoC on FPGA.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Network-on-Chip Architectures for Neural Networks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Spidergon STNoC design flow", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "An analytical method for evaluating Network-on-Chip performance.", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Approaching Ideal NoC Latency with Pre-Configured Routes", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "A low latency router supporting adaptivity for on-chip interconnects.", "value": ""}, {"source": "Approaching Ideal NoC Latency with Pre-Configured Routes", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "A low latency router supporting adaptivity for on-chip interconnects.", "target": "Dynamic Directories - A mechanism for reducing on-chip interconnect power in multicores.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Performance and power efficient on-chip communication using adaptive virtual point-to-point connections", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Hierarchical Network-on-Chip for Embedded Many-Core Architectures", "target": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A modular synchronizing FIFO for NoCs", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "A modular synchronizing FIFO for NoCs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A fully-asynchronous low-power framework for GALS NoC integration.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Performance evaluation and design trade-offs for wireless-enabled SMART NoC.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Static virtual channel allocation in oblivious routing", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Fault-Tolerant Flow Control in On-chip Networks", "target": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Cost-driven 3D integration with interconnect layers.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Cost-driven 3D integration with interconnect layers.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "target": "A methodology for the characterization of process variation in NoC links.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "Network-on-Chip Architectures for Neural Networks", "target": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design", "target": "Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links", "value": ""}, {"source": "A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "value": ""}, {"source": "Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing", "target": "ReliNoC - A reliable network for priority-based on-chip communication.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Network on chip design and optimization using specialized influence models.", "value": ""}, {"source": "Improving the Performance of GALS-Based NoCs in the Presence of Process Variation", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Using adaptive routing to compensate for performance heterogeneity", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Network on chip design and optimization using specialized influence models.", "value": ""}, {"source": "Energy efficient application mapping to NoC processing elements operating at multiple voltage levels", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Network on chip design and optimization using specialized influence models.", "value": ""}, {"source": "Using adaptive routing to compensate for performance heterogeneity", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Network on chip design and optimization using specialized influence models.", "value": ""}, {"source": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Network on chip design and optimization using specialized influence models.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Network on chip design and optimization using specialized influence models.", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "target": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "value": ""}, {"source": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "target": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "value": ""}, {"source": "A Communication and configuration controller for NoC based reconfigurable data flow architecture", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "value": ""}, {"source": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "target": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "value": ""}, {"source": "Performance Evaluation of NoC Architectures for Parallel Workloads", "target": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "value": ""}, {"source": "Performance Evaluation of NoC Architectures for Parallel Workloads", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Silicon-photonic clos networks for global on-chip communication", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "target": "VANDAL - A tool for the design specification of nanophotonic networks.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Efficient simulation and modelling of non-rectangular NoC topologies.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Efficient simulation and modelling of non-rectangular NoC topologies.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Contention-free on-chip routing of optical packets", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A Network of Time-Division Multiplexed Wiring for FPGAs", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "A Network of Time-Division Multiplexed Wiring for FPGAs", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "A Power and Energy Exploration of Network-on-Chip Architectures", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "Reducing the Interconnection Network Cost of Chip Multiprocessors", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Explicit modeling of control and data for improved NoC router estimation.", "value": ""}, {"source": "A Power and Energy Exploration of Network-on-Chip Architectures", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Explicit modeling of control and data for improved NoC router estimation.", "target": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "value": ""}, {"source": "Fault-tolerant architecture and deflection routing for degradable NoC switches", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Access Regulation to Hot-Modules in Wormhole NoCs", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Access Regulation to Hot-Modules in Wormhole NoCs", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "CTC - An end-to-end flow control protocol for multi-core systems-on-chip", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Statistical Approach to NoC Design", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Static virtual channel allocation in oblivious routing", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "value": ""}, {"source": "Diagnosis of interconnect shorts in mesh NoCs", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application", "target": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Statistical Approach to NoC Design", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Comparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture", "target": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "value": ""}, {"source": "Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus", "target": "Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Networks-on-chip in emerging interconnect paradigms - Advantages and challenges", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Exploring serial vertical interconnects for 3D ICs.", "value": ""}, {"source": "Analysis of photonic networks for a chip multiprocessor using scientific applications", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "value": ""}, {"source": "Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching", "target": "The Power of Priority - NoC Based Distributed Cache Coherency", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "target": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "value": ""}, {"source": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "target": "Aelite - A flit-synchronous Network on Chip with composable and predictable services.", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "value": ""}, {"source": "Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "value": ""}, {"source": "A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "value": ""}, {"source": "ASC, a SystemC Extension for Modeling Asynchronous Systems, and Its Application to an Asynchronous NoC", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "value": ""}, {"source": "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "target": "Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs.", "value": ""}, {"source": "An Efficient Implementation of Distributed Routing Algorithms for NoCs", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "An analytical method for evaluating Network-on-Chip performance.", "value": ""}, {"source": "Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "Transaction-Based Communication-Centric Debug", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Transaction-Based Communication-Centric Debug", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "A TDM NoC supporting QoS, multicast, and fast connection set-up.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "target": "aEqualized - A novel routing algorithm for the Spidergon Network On Chip.", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems.", "value": ""}, {"source": "Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases", "target": "Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms", "value": ""}, {"source": "QNoC Asynchronous Router with Dynamic Virtual Channel Allocation", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network", "target": "A fully-asynchronous low-power framework for GALS NoC integration.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "NoC Design and Implementation in 65nm Technology", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Implementing DSP Algorithms with On-Chip Networks", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "target": "Communication and migration energy aware design space exploration for multicore systems with intermittent faults.", "value": ""}, {"source": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Communication and migration energy aware design space exploration for multicore systems with intermittent faults.", "target": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "value": ""}, {"source": "Communication and migration energy aware design space exploration for multicore systems with intermittent faults.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "value": ""}, {"source": "NoC Design and Implementation in 65nm Technology", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}, {"source": "Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC", "target": "Congestion-aware scheduling for NoC-based reconfigurable systems.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "value": ""}, {"source": "rdwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "NoC-MPU - A secure architecture for flexible co-hosting on shared memory MPSoCs.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "Application mapping for chip multiprocessors.", "target": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "value": ""}, {"source": "Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.", "target": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "value": ""}, {"source": "Complementary communication path for energy efficient on-chip optical interconnects.", "target": "RSON - An inter/intra-chip silicon photonic network for rack-scale computing systems.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "ANN Based Admission Control for On-Chip Networks.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin.", "target": "Machine learning enabled power-aware Network-on-Chip design.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Memory-access aware DVFS for network-on-chip in CMPs.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "value": ""}, {"source": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "value": ""}, {"source": "Effect of Distributed Directories in Mesh Interconnects.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Real-time Detection and Localization of DoS Attacks in NoC based SoCs.", "target": "Lightweight Anonymous Routing in NoC based SoCs.", "value": ""}, {"source": "Exploring serial vertical interconnects for 3D ICs.", "target": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "value": ""}, {"source": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "target": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "value": ""}, {"source": "Dynamic thread and data mapping for NoC based CMPs.", "target": "Application mapping for express channel-based networks-on-chip.", "value": ""}, {"source": "Dynamic thread and data mapping for NoC based CMPs.", "target": "PM-COSYN - PE and memory co-synthesis for MPSoCs.", "value": ""}, {"source": "Application mapping for express channel-based networks-on-chip.", "target": "PM-COSYN - PE and memory co-synthesis for MPSoCs.", "value": ""}, {"source": "Dynamic thread and data mapping for NoC based CMPs.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Feedback control for providing QoS in NoC based multicores.", "value": ""}, {"source": "Smart hill climbing for agile dynamic mapping in many-core systems.", "target": "MPSoCs run-time monitoring through Networks-on-Chip.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "HCI-tolerant NoC router microarchitecture.", "target": "Online monitoring and adaptive routing for aging mitigation in NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "An MILP-based aging-aware routing algorithm for NoCs.", "value": ""}, {"source": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "An MILP-based aging-aware routing algorithm for NoCs.", "target": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.", "target": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "value": ""}, {"source": "Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "Compact modeling and circuit-level simulation of silicon nanophotonic interconnects.", "target": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "value": ""}, {"source": "An Approximate Multiplane Network-on-Chip.", "target": "ACDC - An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip.", "value": ""}, {"source": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "target": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Brisk and limited-impact NoC routing reconfiguration.", "value": ""}, {"source": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "Brisk and limited-impact NoC routing reconfiguration.", "target": "Topology-agnostic fault-tolerant NoC routing method.", "value": ""}, {"source": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "target": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "value": ""}, {"source": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "target": "CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks.", "value": ""}, {"source": "Communication and migration energy aware design space exploration for multicore systems with intermittent faults.", "target": "Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems.", "value": ""}, {"source": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "target": "Energy-efficient multicore chip design through cross-layer approach.", "value": ""}, {"source": "Parallel probing - Dynamic and constant time setup procedure in circuit switching NoC.", "target": "Parallel probe based dynamic connection setup in TDM NoCs.", "value": ""}, {"source": "Topology-agnostic fault-tolerant NoC routing method.", "target": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "value": ""}]}