$date
	Sun Apr 14 16:44:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module accumulator_tb $end
$var wire 16 ! acc [15:0] $end
$var reg 1 " add_sub $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % rst $end
$scope module Acc $end
$var wire 1 & add_sub $end
$var wire 1 ' clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 ) rst $end
$var reg 16 * acc [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
b0 (
0'
0&
1%
b0 $
0#
0"
b0 !
$end
#5000
1#
1'
#10000
0#
0'
0%
0)
#15000
1#
1'
#20000
0#
0'
b101 $
b101 (
#25000
b101 *
b101 !
1#
1'
#30000
0#
0'
b1010 $
b1010 (
#35000
b1111 *
b1111 !
1#
1'
#40000
0#
0'
1"
1&
b11 $
b11 (
#45000
b1100 *
b1100 !
1#
1'
#50000
0#
0'
b100 $
b100 (
#55000
b1000 *
b1000 !
1#
1'
#60000
0#
0'
