Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov  3 22:24:06 2023
| Host         : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IZ_pipeline_16_timing_summary_routed.rpt -pb IZ_pipeline_16_timing_summary_routed.pb -rpx IZ_pipeline_16_timing_summary_routed.rpx -warn_on_violation
| Design       : IZ_pipeline_16
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       9           
TIMING-16  Warning   Large setup violation          32          
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.222     -739.442                     32                   41        0.272        0.000                      0                   41        4.500        0.000                       0                    33  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -26.222     -739.442                     32                   41        0.272        0.000                      0                   41        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack      -26.222ns,  Total Violation     -739.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.222ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.173ns  (logic 25.839ns (71.433%)  route 10.334ns (28.567%))
  Logic Levels:           34  (CARRY4=21 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.341 r  u_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.341    u_reg[11]_i_2_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.656 r  u_reg[14]_i_2/O[3]
                         net (fo=1, routed)           0.301    40.957    u_next[15]
    SLICE_X15Y13         LUT4 (Prop_lut4_I2_O)        0.307    41.264 r  u[15]_i_1/O
                         net (fo=1, routed)           0.000    41.264    u[15]_i_1_n_0
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.031    15.042    u_reg[15]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -41.264    
  -------------------------------------------------------------------
                         slack                                -26.222    

Slack (VIOLATED) :        -26.216ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.167ns  (logic 25.846ns (71.464%)  route 10.321ns (28.536%))
  Logic Levels:           34  (CARRY4=21 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.341 r  u_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.341    u_reg[11]_i_2_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.664 r  u_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.288    40.952    u_next[13]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.306    41.258 r  u[13]_i_1/O
                         net (fo=1, routed)           0.000    41.258    u[13]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.031    15.042    u_reg[13]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -41.258    
  -------------------------------------------------------------------
                         slack                                -26.216    

Slack (VIOLATED) :        -26.125ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.076ns  (logic 25.757ns (71.396%)  route 10.319ns (28.604%))
  Logic Levels:           34  (CARRY4=21 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.341 r  u_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.341    u_reg[11]_i_2_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.580 r  u_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.287    40.866    u_next[14]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.301    41.167 r  u[14]_i_1/O
                         net (fo=1, routed)           0.000    41.167    u[14]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.031    15.042    u_reg[14]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -41.167    
  -------------------------------------------------------------------
                         slack                                -26.125    

Slack (VIOLATED) :        -26.108ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.061ns  (logic 25.722ns (71.330%)  route 10.339ns (28.670%))
  Logic Levels:           33  (CARRY4=20 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.539 r  u_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.306    40.845    u_next[11]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.307    41.152 r  u[11]_i_1/O
                         net (fo=1, routed)           0.000    41.152    u[11]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  u_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[11]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.032    15.044    u_reg[11]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -41.152    
  -------------------------------------------------------------------
                         slack                                -26.108    

Slack (VIOLATED) :        -26.103ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.055ns  (logic 25.731ns (71.366%)  route 10.324ns (28.634%))
  Logic Levels:           34  (CARRY4=21 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.341 r  u_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.341    u_reg[11]_i_2_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.560 r  u_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.292    40.851    u_next[12]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.295    41.146 r  u[12]_i_1/O
                         net (fo=1, routed)           0.000    41.146    u[12]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.032    15.043    u_reg[12]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -41.146    
  -------------------------------------------------------------------
                         slack                                -26.103    

Slack (VIOLATED) :        -26.060ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.061ns  (logic 25.729ns (71.349%)  route 10.332ns (28.651%))
  Logic Levels:           33  (CARRY4=20 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.547 r  u_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.299    40.846    u_next[9]
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.306    41.152 r  u[9]_i_1/O
                         net (fo=1, routed)           0.000    41.152    u[9]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_reg[9]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.081    15.092    u_reg[9]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -41.152    
  -------------------------------------------------------------------
                         slack                                -26.060    

Slack (VIOLATED) :        -26.005ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.953ns  (logic 25.614ns (71.242%)  route 10.339ns (28.758%))
  Logic Levels:           33  (CARRY4=20 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.443 r  u_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.307    40.750    u_next[8]
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.295    41.045 r  u[8]_i_1/O
                         net (fo=1, routed)           0.000    41.045    u[8]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[8]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y14         FDRE (Setup_fdre_C_D)        0.029    15.040    u_reg[8]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -41.045    
  -------------------------------------------------------------------
                         slack                                -26.005    

Slack (VIOLATED) :        -25.981ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.933ns  (logic 25.612ns (71.278%)  route 10.321ns (28.722%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.430 r  u_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.288    40.718    u_next[5]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.306    41.024 r  u[5]_i_1/O
                         net (fo=1, routed)           0.000    41.024    u[5]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  u_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    15.043    u_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -41.024    
  -------------------------------------------------------------------
                         slack                                -25.981    

Slack (VIOLATED) :        -25.978ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.927ns  (logic 25.605ns (71.269%)  route 10.322ns (28.731%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.422 r  u_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.290    40.712    u_next[7]
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.307    41.019 r  u[7]_i_1/O
                         net (fo=1, routed)           0.000    41.019    u[7]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  u_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.029    15.041    u_reg[7]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -41.019    
  -------------------------------------------------------------------
                         slack                                -25.978    

Slack (VIOLATED) :        -25.972ns  (required time - arrival time)
  Source:                 v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.971ns  (logic 25.640ns (71.279%)  route 10.331ns (28.721%))
  Logic Levels:           33  (CARRY4=20 DSP48E1=4 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDSE (Prop_fdse_C_Q)         0.518     5.609 f  v_reg[1]/Q
                         net (fo=6, routed)           0.286     5.895    v[1]
    SLICE_X11Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.019 r  fixed_16_mul02_i_32/O
                         net (fo=1, routed)           0.000     6.019    fixed_16_mul02_i_32_n_0
    SLICE_X11Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.551 r  fixed_16_mul02_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.551    fixed_16_mul02_i_18_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  fixed_16_mul02_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    fixed_16_mul02_i_17_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  fixed_16_mul02_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.779    fixed_16_mul02_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 f  fixed_16_mul02_i_15/O[1]
                         net (fo=1, routed)           0.355     7.468    a_temp1[14]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.303     7.771 r  fixed_16_mul02_i_1/O
                         net (fo=1, routed)           0.516     8.287    A[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    12.128 r  fixed_16_mul02/P[15]
                         net (fo=1, routed)           0.657    12.785    fixed_16_mul02_n_90
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.441 r  fixed_16_mul52_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.441    fixed_16_mul52_i_24_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.775 r  fixed_16_mul52_i_34/O[1]
                         net (fo=4, routed)           0.549    14.324    fixed_16_mul0[5]
    SLICE_X12Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    15.053 r  fixed_16_mul52_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.053    fixed_16_mul52_i_20_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.376 r  fixed_16_mul52_i_18/O[1]
                         net (fo=3, routed)           0.708    16.084    a__0[10]
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.773 r  fixed_16_mul52_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.773    fixed_16_mul52_i_19_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.995 f  fixed_16_mul52_i_17/O[0]
                         net (fo=1, routed)           0.301    17.297    fixed_16_mul52_i_17_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.299    17.596 r  fixed_16_mul52_i_2/O
                         net (fo=2, routed)           0.541    18.137    B[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    21.978 r  fixed_16_mul52/P[18]
                         net (fo=3, routed)           0.775    22.753    p_1_in[3]
    SLICE_X9Y10          LUT4 (Prop_lut4_I2_O)        0.124    22.877 r  fixed_16_mul62_i_58/O
                         net (fo=1, routed)           0.351    23.229    fixed_16_mul62_i_58_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.755 r  fixed_16_mul62_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.755    fixed_16_mul62_i_21_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.089 r  fixed_16_mul62_i_19/O[1]
                         net (fo=3, routed)           0.549    24.638    b__1__0[9]
    SLICE_X10Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    25.367 r  fixed_16_mul62_i_18/CO[3]
                         net (fo=1, routed)           0.000    25.367    fixed_16_mul62_i_18_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.586 f  fixed_16_mul62_i_17/O[0]
                         net (fo=1, routed)           0.441    26.027    b_temp1[13]
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.322 r  fixed_16_mul62_i_2/O
                         net (fo=1, routed)           0.522    26.844    fixed_16_mul62_i_2_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[13]_P[19])
                                                      3.841    30.685 r  fixed_16_mul62/P[19]
                         net (fo=15, routed)          1.086    31.771    fixed_16_mul62_n_86
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.895 r  fixed_16_mul2__0_i_15/O
                         net (fo=39, routed)          0.610    32.504    fixed_16_mul2__0_i_15_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.011 r  fixed_16_mul2__0_i_18/CO[3]
                         net (fo=1, routed)           0.000    33.011    fixed_16_mul2__0_i_18_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.125 r  fixed_16_mul2__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.125    fixed_16_mul2__0_i_17_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.459 f  fixed_16_mul2__0_i_16/O[1]
                         net (fo=1, routed)           0.310    33.769    fixed_16_mul2__0_i_16_n_6
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.303    34.072 r  fixed_16_mul2__0_i_1/O
                         net (fo=1, routed)           0.518    34.590    fixed_16_mul2__0_i_1_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841    38.431 r  fixed_16_mul2__0/P[15]
                         net (fo=1, routed)           0.767    39.199    fixed_16_mul2__0_n_90
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124    39.323 r  u[3]_i_3/O
                         net (fo=1, routed)           0.189    39.512    u[3]_i_3_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    40.107 r  u_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.107    u_reg[3]_i_2_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.224 r  u_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.224    u_reg[7]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.463 r  u_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.299    40.761    u_next[10]
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.301    41.062 r  u[10]_i_1/O
                         net (fo=1, routed)           0.000    41.062    u[10]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y13         FDRE (Setup_fdre_C_D)        0.079    15.090    u_reg[10]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -41.062    
  -------------------------------------------------------------------
                         slack                                -25.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.774%)  route 0.220ns (54.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.220     1.806    p_0_in1_in
    SLICE_X14Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.851 r  u[4]_i_1/O
                         net (fo=1, routed)           0.000     1.851    u[4]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.579    u_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  u_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_reg[1]/Q
                         net (fo=6, routed)           0.194     1.782    u_reg_n_0_[1]
    SLICE_X13Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  u[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    u[1]_i_1_n_0
    SLICE_X13Y11         FDRE                                         r  u_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  u_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.092     1.539    u_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.040%)  route 0.236ns (55.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.236     1.822    p_0_in1_in
    SLICE_X14Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  u[10]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u[10]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.579    u_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.773%)  route 0.248ns (54.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  u_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u_reg[0]/Q
                         net (fo=6, routed)           0.248     1.859    u_reg_n_0_[0]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.904 r  u[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    u[0]_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  u_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  u_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121     1.568    u_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.651%)  route 0.308ns (62.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.308     1.894    p_0_in1_in
    SLICE_X14Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.939 r  u[3]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u[3]_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  u_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  u_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.120     1.583    u_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.953%)  route 0.317ns (63.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.317     1.903    p_0_in1_in
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.948 r  u[14]_i_1/O
                         net (fo=1, routed)           0.000     1.948    u[14]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[14]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.092     1.552    u_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.452%)  route 0.324ns (63.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.324     1.910    p_0_in1_in
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  u[13]_i_1/O
                         net (fo=1, routed)           0.000     1.955    u[13]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[13]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.092     1.552    u_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.452%)  route 0.324ns (63.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.324     1.910    p_0_in1_in
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.955 r  u[8]_i_1/O
                         net (fo=1, routed)           0.000     1.955    u[8]_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  u_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  u_reg[8]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.091     1.551    u_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.879%)  route 0.318ns (63.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  u_reg[15]/Q
                         net (fo=84, routed)          0.318     1.904    p_0_in1_in
    SLICE_X15Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.949 r  u[15]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u[15]_i_1_n_0
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.092     1.537    u_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.872%)  route 0.380ns (67.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_reg[15]/Q
                         net (fo=84, routed)          0.380     1.966    p_0_in1_in
    SLICE_X14Y13         LUT5 (Prop_lut5_I1_O)        0.045     2.011 r  u[9]_i_1/O
                         net (fo=1, routed)           0.000     2.011    u[9]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.579    u_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   u_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   u_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y12   u_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y14   u_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y14   u_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y14   u_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13   u_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   u_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   u_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   u_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   u_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   u_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   u_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   u_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   u_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   u_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   u_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   u_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   u_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   u_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   u_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y14   u_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.073ns  (logic 4.333ns (43.014%)  route 5.740ns (56.986%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X9Y0           FDSE                                         r  v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDSE (Prop_fdse_C_Q)         0.456     5.547 r  v_reg[0]/Q
                         net (fo=5, routed)           1.153     6.700    v[0]
    SLICE_X14Y0          LUT5 (Prop_lut5_I1_O)        0.124     6.824 r  led_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.228     8.052    led_OBUF_inst_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I3_O)        0.124     8.176 r  led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.896     9.071    led_OBUF_inst_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.195 r  led_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.464    11.659    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.164 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    15.164    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.415ns (59.976%)  route 0.944ns (40.024%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  v_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  v_reg[14]/Q
                         net (fo=4, routed)           0.238     1.851    v[14]
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.896 r  led_OBUF_inst_i_1/O
                         net (fo=25, routed)          0.706     2.602    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.808 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.808    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.565ns (32.876%)  route 3.196ns (67.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           1.102     4.761    v[15]_i_1_n_0
    SLICE_X9Y0           FDSE                                         r  v_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X9Y0           FDSE                                         r  v_reg[0]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.565ns (33.879%)  route 3.055ns (66.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.961     4.620    v[15]_i_1_n_0
    SLICE_X9Y1           FDSE                                         r  v_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X9Y1           FDSE                                         r  v_reg[5]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.565ns (35.008%)  route 2.906ns (64.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.812     4.471    v[15]_i_1_n_0
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.452     4.793    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[1]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.565ns (35.008%)  route 2.906ns (64.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.812     4.471    v[15]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  v_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.452     4.793    clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  v_reg[2]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.565ns (35.008%)  route 2.906ns (64.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.812     4.471    v[15]_i_1_n_0
    SLICE_X10Y0          FDSE                                         r  v_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.452     4.793    clk_IBUF_BUFG
    SLICE_X10Y0          FDSE                                         r  v_reg[3]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.565ns (36.077%)  route 2.773ns (63.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.680     4.339    v[15]_i_1_n_0
    SLICE_X9Y2           FDSE                                         r  v_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X9Y2           FDSE                                         r  v_reg[11]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.565ns (36.077%)  route 2.773ns (63.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.680     4.339    v[15]_i_1_n_0
    SLICE_X9Y2           FDSE                                         r  v_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X9Y2           FDSE                                         r  v_reg[9]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.565ns (36.119%)  route 2.768ns (63.881%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.675     4.334    v[15]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  v_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  v_reg[14]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.565ns (36.119%)  route 2.768ns (63.881%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.094     3.535    rstp_IBUF
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.124     3.659 r  v[15]_i_1/O
                         net (fo=9, routed)           0.675     4.334    v[15]_i_1_n_0
    SLICE_X12Y3          FDSE                                         r  v_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X12Y3          FDSE                                         r  v_reg[15]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 1.565ns (39.880%)  route 2.360ns (60.120%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rstp_IBUF_inst/O
                         net (fo=24, routed)          2.360     3.801    rstp_IBUF
    SLICE_X15Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.925 r  u[15]_i_1/O
                         net (fo=1, routed)           0.000     3.925    u[15]_i_1_n_0
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445     4.786    clk_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  u_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.545%)  route 0.644ns (75.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.644     0.854    rstp_IBUF
    SLICE_X13Y11         FDRE                                         r  u_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  u_reg[1]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.545%)  route 0.644ns (75.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.644     0.854    rstp_IBUF
    SLICE_X13Y11         FDRE                                         r  u_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  u_reg[2]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.210ns (22.451%)  route 0.724ns (77.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.724     0.933    rstp_IBUF
    SLICE_X10Y3          FDRE                                         r  v_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  v_reg[13]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.210ns (21.695%)  route 0.756ns (78.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.756     0.966    rstp_IBUF
    SLICE_X14Y11         FDRE                                         r  u_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  u_reg[0]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.210ns (21.695%)  route 0.756ns (78.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.756     0.966    rstp_IBUF
    SLICE_X14Y11         FDRE                                         r  u_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  u_reg[3]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            v_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.210ns (21.015%)  route 0.787ns (78.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.787     0.997    rstp_IBUF
    SLICE_X10Y2          FDSE                                         r  v_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X10Y2          FDSE                                         r  v_reg[10]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.210ns (20.118%)  route 0.832ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.832     1.041    rstp_IBUF
    SLICE_X15Y12         FDRE                                         r  u_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[11]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.210ns (20.118%)  route 0.832ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.832     1.041    rstp_IBUF
    SLICE_X15Y12         FDRE                                         r  u_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[5]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.210ns (20.118%)  route 0.832ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.832     1.041    rstp_IBUF
    SLICE_X15Y12         FDRE                                         r  u_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[6]/C

Slack:                    inf
  Source:                 rstp
                            (input port)
  Destination:            u_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.210ns (20.118%)  route 0.832ns (79.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rstp (IN)
                         net (fo=0)                   0.000     0.000    rstp
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rstp_IBUF_inst/O
                         net (fo=24, routed)          0.832     1.041    rstp_IBUF
    SLICE_X15Y12         FDRE                                         r  u_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  u_reg[7]/C





