/*
 * Kneron IPC Header for KL520
 *
 * Copyright (C) 2018-2019 Kneron, Inc. All rights reserved.
 *
 */

#ifndef KNERON_IPC_H
#define KNERON_IPC_H

#include <stdint.h>
#include "model_type.h"
#include "model_res.h"

/* IPC memory */
//----------------------------
/* N i/d RAM */
#ifdef TARGET_NCPU
#define S_D_RAM_ADDR                0x20200000
#define N_D_RAM_ADDR                0x0FFF0000
#endif
#ifdef TARGET_SCPU
#define S_D_RAM_ADDR                0x10200000
#define N_D_RAM_ADDR                0x2FFF0000
#endif

#define S_D_RAM_SIZE                0x18000          /* 96 KB */
#define N_D_RAM_SIZE                0x10000          /* 64 KB */

#define IPC_RAM_SIZE                0x2000           /* 8K Bytes : split 7 : 1 */
#define IPC_MEM_OFFSET              (S_D_RAM_SIZE - IPC_RAM_SIZE)
#define IPC_MEM_OFFSET2             (S_D_RAM_SIZE - IPC_RAM_SIZE / 8)
#define IPC_MEM_ADDR                (S_D_RAM_ADDR + IPC_MEM_OFFSET)
#define IPC_MEM_ADDR2               (S_D_RAM_ADDR + IPC_MEM_OFFSET2)
//----------------------------

#define SCPU2NCPU_ID		('s'<<24 | 'c'<<16 | 'p'<<8 | 'u')
#define NCPU2SCPU_ID		('n'<<24 | 'c'<<16 | 'p'<<8 | 'u')

#define MULTI_MODEL_MAX         16      /* Max active models in memory */
#define IPC_IMAGE_ACTIVE_MAX    2       /* Max active images for NCPU/NPU */
#define IPC_COM_PAX             IPC_IMAGE_ACTIVE_MAX
#define IPC_IMAGE_MAX           5       /* Max cycled buffer for images */

/* Image process cmd_flags set by scpu */
#define IMAGE_STATE_INACTIVE                0
#define IMAGE_STATE_ACTIVE                  1
#define IMAGE_STATE_RECEIVING               2

/* Image process status set by ncpu */
#define IMAGE_STATE_IDLE                    0
#define IMAGE_STATE_NPU_BUSY                1
#define IMAGE_STATE_NPU_DONE                2
#define IMAGE_STATE_POST_PROCESSING         IMAGE_STATE_NPU_DONE
#define IMAGE_STATE_POST_PROCESSING_DONE    3
#define IMAGE_STATE_DONE                    IMAGE_STATE_POST_PROCESSING_DONE

#define IMAGE_STATE_PREPROC_ERROR           (-1)
#define IMAGE_STATE_NPU_ERROR               (-2)

/* Image format flags */
#define IMAGE_FORMAT_SUB128                 BIT31
#define IMAGE_FORMAT_ROT_MASK               (BIT30 | BIT29)
#define IMAGE_FORMAT_ROT_SHIFT              29
#define IMAGE_FORMAT_ROT_CLOCKWISE          0x01
#define IMAGE_FORMAT_ROT_COUNTER_CLOCKWISE  0x02

#define IMAGE_FORMAT_RAW_OUTPUT             BIT28
#define IMAGE_FORMAT_PARALLEL_PROC          BIT27

#define IMAGE_FORMAT_MODEL_AGE_GENDER       BIT24

#define IMAGE_FORMAT_SYMMETRIC_PADDING      BIT21
#define IMAGE_FORMAT_PAD_MODE               (BIT21 | BIT20)
#define IMAGE_FORMAT_PAD_SHIFT              20


#define IMAGE_FORMAT_CHANGE_ASPECT_RATIO    BIT20

#define IMAGE_FORMAT_BYPASS_PRE             BIT19
#define IMAGE_FORMAT_BYPASS_NPU_OP          BIT18
#define IMAGE_FORMAT_BYPASS_CPU_OP          BIT17
#define IMAGE_FORMAT_BYPASS_POST            BIT16

/* Padding mode */
#define NPU_PAD_RIGHT_BOTTOM 0
#define NPU_PAD_NONE         1
#define NPU_PAD_SYMMETRIC    2
#define NPU_PAD_PREDEFINED   3


#define IMAGE_FORMAT_NPU            0x00FF
#define NPU_FORMAT_RGBA8888         0x00
#define NPU_FORMAT_NIR              0x20
/* Support YCBCR (YUV) */
#define NPU_FORMAT_YCBCR422         0x30
#define NPU_FORMAT_YCBCR444         0x50
#define NPU_FORMAT_RGB565           0x60

/* Determine the exact format with the data byte sequence in DDR memory: [lowest byte]...[highest byte] */
#define NPU_FORMAT_YCBCR422_CRY1CBY0 0x30
#define NPU_FORMAT_YCBCR422_CBY1CRY0 0x31
#define NPU_FORMAT_YCBCR422_Y1CRY0CB 0x32
#define NPU_FORMAT_YCBCR422_Y1CBY0CR 0x33
#define NPU_FORMAT_YCBCR422_CRY0CBY1 0x34
#define NPU_FORMAT_YCBCR422_CBY0CRY1 0x35
#define NPU_FORMAT_YCBCR422_Y0CRY1CB 0x36
#define NPU_FORMAT_YCBCR422_Y0CBY1CR 0x37  // Y0CbY1CrY2CbY3Cr...

/* Model structure */
struct kdp_model_s {
    /* Model type */
    uint32_t    model_type; //defined in model_type.h

    /* Model version */
    uint32_t    model_version;

    /* Input in memory */
    uint32_t    input_mem_addr;
    int32_t     input_mem_len;
	
    /* Output in memory */
    uint32_t    output_mem_addr;
    int32_t     output_mem_len;

    /* Working buffer */
    uint32_t    buf_addr;
    int32_t     buf_len;

    /* command.bin in memory */
    uint32_t    cmd_mem_addr;
    int32_t     cmd_mem_len;

    /* weight.bin in memory */
    uint32_t    weight_mem_addr;
    int32_t     weight_mem_len;

    /* setup.bin in memory */
    uint32_t    setup_mem_addr;
    int32_t     setup_mem_len;
};
typedef struct kdp_model_s kdp_model_info_t;

/* Result structure of a model */
struct result_buf_s {
    int32_t     model_id;
    uint32_t    result_mem_addr;
    int32_t     result_mem_len;
    int32_t     result_ret_len;
};

#define MAX_PARAMS_LEN          40 /* uint32_t */

struct kdp_img_cfg {
    uint32_t image_mem_addr;
    int32_t image_mem_len;
    int32_t image_col;
    int32_t image_row;
    int32_t image_ch;
    uint32_t image_format;
    uint32_t image_buf_active_index; // scpu_to_ncpu->active_img_index
};

struct kdp_crop_box_s {
    int32_t top;
    int32_t bottom;
    int32_t left;
    int32_t right;
};

struct kdp_pad_value_s {
    int32_t pad_top;
    int32_t pad_bottom;
    int32_t pad_left;
    int32_t pad_right;
};

/* Parameter structure of a raw image */
struct parameter_s {
    /* Crop parameters or other purposes */
    int         crop_top;
    int         crop_bottom;
    int         crop_left;
    int         crop_right;

    /* Pad parameters or other purposes */
    int         pad_top;
    int         pad_bottom;
    int         pad_left;
    int         pad_right;
    int         flip_face;  // for fr, 0 to not, 1 to flip

    /* Shared parameters */
    uint32_t    params[MAX_PARAMS_LEN];

    uint32_t    dual_landmarks[20];
    uint32_t    dual_landmarks_3d[20];
    uint8_t     init_tile;
    uint8_t     nir_mode;
    float       init_nir_gain;
    float       nir_gain;
    uint32_t    nir_cur_exp_time;
    uint32_t    calibration_count;
    float       registered_offsetX;
    float       registered_offsetY;
    uint8_t     rgb_led_flag;
    uint8_t     rgb_avg_luma;
    float       x_scaling;
    uint8_t     d_offset;
    uint8_t     pass_type;
    _Bool       ignore_rgb_led;
    _Bool       bctc;
    uint8_t     input_nir_led_on_tile;
    uint8_t     nir_led_flag;
    uint8_t     input_distance;
    uint32_t    rgb_cur_exp_time;
    uint32_t    rgb_init_exp_time;
    uint8_t     pre_gain;
    uint8_t     post_gain;
    uint8_t     global_gain;
    uint8_t     y_average;
    float       rgb_lm_score;
    float       nir_lv_cnn_face_real_score;
    float       fuse_lv_cnn_real_score;
};

/* Raw image structure */
struct kdp_img_raw_s {
    /* Image state: 1 = active, 0 = inactive */
    int         state;

    /* Image sequence number */
    int         seq_num;

    /* Image ref index */
    int         ref_idx;

    /* raw image dimensions */
    uint32_t    input_row;
    uint32_t    input_col;
    uint32_t    input_channel;

    /* Raw image format and pre-process flags
     * bit-31: = 1 : subtract 128
     * bit 30:29 00: no rotation; 01: rotate clockwise; 10: rotate counter clockwise; 11: reserved
     * bit 7:0: format
     */
    uint32_t    format;

    /* Parameter structure */
    struct parameter_s  params_s;

    /* input image in memory */
    uint32_t    image_mem_addr;
    int32_t     image_mem_len;

    struct result_buf_s results[MULTI_MODEL_MAX];

    /* Test: SCPU total */
    uint32_t    tick_start;
    uint32_t    tick_end;

    /* Test: NCPU processes */
    uint32_t    tick_start_pre;
    uint32_t    tick_end_pre;
    uint32_t    tick_start_npu;
    uint32_t    tick_end_npu;
    uint32_t    tick_start_post;
    uint32_t    tick_end_post;
};

/* Image result structure */
struct kdp_img_result_s {
    /* Processing status: 2 = done, 1 = running, 0 = unused */
    int         status;

    /* Image sequence number */
    int         seq_num;
	
    /* result memory addr */
    //dummy information
    uint32_t    result_mem_addr;
};

/* Structure of sCPU->nCPU Message */
struct scpu_to_ncpu_s {
    uint32_t    id;        /* = 'scpu' */
    uint32_t    version;
    uint32_t    cmd;            // Run / Stop
    uint32_t    input_count;    // # of input image

    /*
     * debug control flags (dbg.h):
     *   bits 19-16: scpu debug level
     *   bits 03-00: ncpu debug level
     */
    uint32_t    debug_flags;

    /* Active images (& model) being processed by npu/ncpu */
    uint32_t            cmd_flags[IPC_IMAGE_ACTIVE_MAX]; // discussion, IPC_COM_PAX
    int32_t             active_img_index[IPC_IMAGE_ACTIVE_MAX]; // discussion, raw_imgs_idx[IPC_COM_PAX]
    int32_t             model_slot_index[IPC_IMAGE_ACTIVE_MAX]; // discussion, models_slot_idx[IPC_COM_PAX]

    int32_t             active_img_index_rgb_liveness;

    /* Models in memory */
    int32_t             num_models;  //usually, num_models=1 (only one active model)
    struct kdp_model_s  models[MULTI_MODEL_MAX];            //to save active modelInfo
    uint32_t            models_type[MULTI_MODEL_MAX];       //to save model type

    /* Raw image information */
    struct kdp_img_raw_s raw_images[IPC_IMAGE_MAX];

    /* Input/Output working buffers for NPU */
    uint32_t    input_mem_addr2;
    int32_t     input_mem_len2;

    /* Memory for parallel processing */
    uint32_t    output_mem_addr2;
    int32_t     output_mem_len2;

    /* Memory for pre processing command */
    uint32_t    inproc_mem_addr;
    
    /* Memory for post processing parameters */
    uint32_t    output_mem_addr3;
};

/* Structure of nCPU->sCPU Message */
struct ncpu_to_scpu_s {
    uint32_t    id;        /* = 'ncpu' */
    uint32_t    version;
    int32_t     status;

    /* Active pipeline */
    int32_t     cmd_status[IPC_IMAGE_ACTIVE_MAX];
    int32_t     img_index_done[IPC_IMAGE_ACTIVE_MAX]; // for debug only

    /* Images result info corresponding to raw_images[] */
    struct kdp_img_result_s img_results[IPC_IMAGE_MAX];
};

/* scpu_to_ncpu: cmd */
enum {
    CMD_NO,
    CMD_STOP_NPU,
    CMD_RUN_NPU,
    CMD_RUN_NPU_1,
    CMD_RUN_NCPU,
    CMD_RUN_NCPU_1,
};

/* ncpu_to_scpu: status */
enum {
    STATUS_ERR = -1,
    STATUS_INIT = 0,
    STATUS_OK,
    STATUS_OK_1,
    STATUS_DDR_FAULT = -101,
};

struct nir_camera_tune_s{
    uint8_t     init_tile;
    uint8_t     nir_mode;
    float       init_nir_gain;
    float       nir_gain;
    uint32_t    nir_cur_exp_time;
    uint32_t    calibration_count;
    float       registered_offsetX;
    float       registered_offsetY;
    uint8_t     rgb_led_flag;
    uint8_t     rgb_avg_luma;
    float       x_scaling;
    uint8_t     d_offset;
    uint8_t     pass_type;
    _Bool       ignore_rgb_led;
    _Bool       bctc;
    uint8_t     input_nir_led_on_tile;
    uint8_t     nir_led_flag;
    uint8_t     input_distance;
    uint32_t    rgb_cur_exp_time;
    uint32_t    rgb_init_exp_time; 
    uint8_t     pre_gain;
    uint8_t     post_gain;
    uint8_t     global_gain;
    uint8_t     y_average;
    float       rgb_lm_score;
    float       nir_lv_cnn_face_real_score;
    float       fuse_lv_cnn_real_score;
    
};

struct lv_params_s {
    uint32_t dual_landmarks[DUAL_LAND_MARK_POINTS * 2];
    uint32_t dual_landmarks_3d[DUAL_LAND_MARK_POINTS * 2];
    struct nir_camera_tune_s nir_tune;
};

#endif
