{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700812949344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700812949345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 02:02:29 2023 " "Processing started: Fri Nov 24 02:02:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700812949345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812949345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica05 -c practica05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica05 -c practica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812949345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700812950188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700812950189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT-Behavioral " "Found design unit 1: CONT-Behavioral" {  } { { "CONT.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/CONT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968332 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT " "Found entity 1: CONT" {  } { { "CONT.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/CONT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812968332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECO-Behavioral " "Found design unit 1: DECO-Behavioral" {  } { { "DECO.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/DECO.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968335 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/DECO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812968335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-BEAS " "Found design unit 1: divf-BEAS" {  } { { "divf.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/divf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968339 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812968339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIPO-Behavioral " "Found design unit 1: DIPO-Behavioral" {  } { { "DIPO.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/DIPO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968343 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIPO " "Found entity 1: DIPO" {  } { { "DIPO.vhd" "" { Text "C:/Users/angel/Documents/GitHub/DDM/practica05/DIPO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812968343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica05 " "Found entity 1: practica05" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700812968346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812968346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica05 " "Elaborating entity \"practica05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700812968424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO DECO:inst4 " "Elaborating entity \"DECO\" for hierarchy \"DECO:inst4\"" {  } { { "practica05.bdf" "inst4" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { -24 760 944 56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700812968441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIPO DIPO:inst3 " "Elaborating entity \"DIPO\" for hierarchy \"DIPO:inst3\"" {  } { { "practica05.bdf" "inst3" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 104 576 736 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700812968458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:inst " "Elaborating entity \"divf\" for hierarchy \"divf:inst\"" {  } { { "practica05.bdf" "inst" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 120 176 344 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700812968461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT CONT:inst2 " "Elaborating entity \"CONT\" for hierarchy \"CONT:inst2\"" {  } { { "practica05.bdf" "inst2" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 120 368 552 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700812968464 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[7\] " "Inserted always-enabled tri-state buffer between \"Q\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[6\] " "Inserted always-enabled tri-state buffer between \"Q\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[5\] " "Inserted always-enabled tri-state buffer between \"Q\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[4\] " "Inserted always-enabled tri-state buffer between \"Q\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[3\] " "Inserted always-enabled tri-state buffer between \"Q\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[2\] " "Inserted always-enabled tri-state buffer between \"Q\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Q\[1\] " "Inserted always-enabled tri-state buffer between \"Q\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[7\] " "Inserted always-enabled tri-state buffer between \"R\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[6\] " "Inserted always-enabled tri-state buffer between \"R\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[5\] " "Inserted always-enabled tri-state buffer between \"R\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[4\] " "Inserted always-enabled tri-state buffer between \"R\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[3\] " "Inserted always-enabled tri-state buffer between \"R\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[2\] " "Inserted always-enabled tri-state buffer between \"R\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "R\[1\] " "Inserted always-enabled tri-state buffer between \"R\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[7\] " "Inserted always-enabled tri-state buffer between \"S\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[6\] " "Inserted always-enabled tri-state buffer between \"S\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[5\] " "Inserted always-enabled tri-state buffer between \"S\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[4\] " "Inserted always-enabled tri-state buffer between \"S\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[3\] " "Inserted always-enabled tri-state buffer between \"S\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[2\] " "Inserted always-enabled tri-state buffer between \"S\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[1\] " "Inserted always-enabled tri-state buffer between \"S\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[7\] " "Inserted always-enabled tri-state buffer between \"T\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[6\] " "Inserted always-enabled tri-state buffer between \"T\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[5\] " "Inserted always-enabled tri-state buffer between \"T\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[4\] " "Inserted always-enabled tri-state buffer between \"T\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[3\] " "Inserted always-enabled tri-state buffer between \"T\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[2\] " "Inserted always-enabled tri-state buffer between \"T\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "T\[1\] " "Inserted always-enabled tri-state buffer between \"T\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[7\] " "Inserted always-enabled tri-state buffer between \"U\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[6\] " "Inserted always-enabled tri-state buffer between \"U\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[5\] " "Inserted always-enabled tri-state buffer between \"U\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[4\] " "Inserted always-enabled tri-state buffer between \"U\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[3\] " "Inserted always-enabled tri-state buffer between \"U\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[2\] " "Inserted always-enabled tri-state buffer between \"U\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "U\[1\] " "Inserted always-enabled tri-state buffer between \"U\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[7\] " "Inserted always-enabled tri-state buffer between \"V\[7\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[6\] " "Inserted always-enabled tri-state buffer between \"V\[6\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[5\] " "Inserted always-enabled tri-state buffer between \"V\[5\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[4\] " "Inserted always-enabled tri-state buffer between \"V\[4\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[3\] " "Inserted always-enabled tri-state buffer between \"V\[3\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[2\] " "Inserted always-enabled tri-state buffer between \"V\[2\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "V\[1\] " "Inserted always-enabled tri-state buffer between \"V\[1\]\" and its non-tri-state driver." {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700812969164 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1700812969164 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Q\[0\] VCC pin " "The pin \"Q\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "R\[0\] VCC pin " "The pin \"R\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "S\[0\] VCC pin " "The pin \"S\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "T\[0\] VCC pin " "The pin \"T\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "U\[0\] VCC pin " "The pin \"U\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "V\[0\] VCC pin " "The pin \"V\[0\]\" is fed by VCC" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1700812969167 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1700812969167 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Q~synth " "Node \"Q~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 0 952 1128 16 "Q\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "R~synth " "Node \"R~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 80 952 1128 96 "R\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S~synth " "Node \"S~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 160 952 1128 176 "S\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "T~synth " "Node \"T~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 240 952 1128 256 "T\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "U~synth " "Node \"U~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 320 952 1128 336 "U\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""} { "Warning" "WMLS_MLS_NODE_NAME" "V~synth " "Node \"V~synth\"" {  } { { "practica05.bdf" "" { Schematic "C:/Users/angel/Documents/GitHub/DDM/practica05/practica05.bdf" { { 400 952 1128 416 "V\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700812969206 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700812969206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700812969322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700812970060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700812970060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700812970138 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700812970138 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700812970138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700812970138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700812970138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700812970178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 02:02:50 2023 " "Processing ended: Fri Nov 24 02:02:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700812970178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700812970178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700812970178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700812970178 ""}
