

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8u_config20_Pipeline_PadBottomWidth'
================================================================
* Date:           Mon May 20 13:41:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.233 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.250 us|  0.250 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadBottomWidth  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       7|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_5_fu_62_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_fu_56_p2         |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_2_fu_36                |   9|          2|    4|          8|
    |layer20_out_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_2_fu_36                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed,8u>,config20>_Pipeline_PadBottomWidth|  return value|
|layer20_out_din             |  out|  128|     ap_fifo|                                                              layer20_out|       pointer|
|layer20_out_num_data_valid  |   in|    7|     ap_fifo|                                                              layer20_out|       pointer|
|layer20_out_fifo_cap        |   in|    7|     ap_fifo|                                                              layer20_out|       pointer|
|layer20_out_full_n          |   in|    1|     ap_fifo|                                                              layer20_out|       pointer|
|layer20_out_write           |  out|    1|     ap_fifo|                                                              layer20_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

