
Timer_Practice.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ca4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08002d64  08002d64  00012d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e04  08002e04  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002e04  08002e04  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e04  08002e04  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e04  08002e04  00012e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e08  08002e08  00012e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  08002e7c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08002e7c  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a487  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a06  00000000  00000000  0002a51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0002bf28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a90  00000000  00000000  0002ca60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010077  00000000  00000000  0002d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6c6  00000000  00000000  0003d567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064a2e  00000000  00000000  00049c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ae65b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bc4  00000000  00000000  000ae6b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002d4c 	.word	0x08002d4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08002d4c 	.word	0x08002d4c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b08f      	sub	sp, #60	; 0x3c
 8000238:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f000 facb 	bl	80007d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f847 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 f949 	bl	80004d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000246:	f000 f917 	bl	8000478 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 800024a:	f000 f8ed 	bl	8000428 <MX_TIM16_Init>
  MX_TIM2_Init();
 800024e:	f000 f897 	bl	8000380 <MX_TIM2_Init>
   * - 32 bit count to 4294967295 in mode UP
   */


  // Say hello
  uart_buf_len = sprintf(uart_buf, "Timer test program started!\r\n");
 8000252:	4a1b      	ldr	r2, [pc, #108]	; (80002c0 <main+0x8c>)
 8000254:	003b      	movs	r3, r7
 8000256:	0011      	movs	r1, r2
 8000258:	0018      	movs	r0, r3
 800025a:	f002 f951 	bl	8002500 <siprintf>
 800025e:	0003      	movs	r3, r0
 8000260:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);
 8000262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000264:	b29a      	uxth	r2, r3
 8000266:	0039      	movs	r1, r7
 8000268:	4816      	ldr	r0, [pc, #88]	; (80002c4 <main+0x90>)
 800026a:	2364      	movs	r3, #100	; 0x64
 800026c:	f001 fdc8 	bl	8001e00 <HAL_UART_Transmit>

  //Start the timer
  HAL_TIM_Base_Start(&htim2);
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <main+0x94>)
 8000272:	0018      	movs	r0, r3
 8000274:	f001 fafa 	bl	800186c <HAL_TIM_Base_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //Get start time
	  timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 8000278:	4b13      	ldr	r3, [pc, #76]	; (80002c8 <main+0x94>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800027e:	2432      	movs	r4, #50	; 0x32
 8000280:	193b      	adds	r3, r7, r4
 8000282:	801a      	strh	r2, [r3, #0]

	  //Program execute
	  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
	  HAL_Delay(25);
 8000284:	2019      	movs	r0, #25
 8000286:	f000 fb09 	bl	800089c <HAL_Delay>

	  //Elapsed Time
	  timer_val = __HAL_TIM_GET_COUNTER(&htim2) - timer_val;
 800028a:	4b0f      	ldr	r3, [pc, #60]	; (80002c8 <main+0x94>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000290:	b299      	uxth	r1, r3
 8000292:	193b      	adds	r3, r7, r4
 8000294:	193a      	adds	r2, r7, r4
 8000296:	8812      	ldrh	r2, [r2, #0]
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	801a      	strh	r2, [r3, #0]

	  //Print elapsed time to UART
	  uart_buf_len = sprintf(uart_buf, "Duration: %u us\r\n", timer_val);
 800029c:	193b      	adds	r3, r7, r4
 800029e:	881a      	ldrh	r2, [r3, #0]
 80002a0:	490a      	ldr	r1, [pc, #40]	; (80002cc <main+0x98>)
 80002a2:	003b      	movs	r3, r7
 80002a4:	0018      	movs	r0, r3
 80002a6:	f002 f92b 	bl	8002500 <siprintf>
 80002aa:	0003      	movs	r3, r0
 80002ac:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);
 80002ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80002b0:	b29a      	uxth	r2, r3
 80002b2:	0039      	movs	r1, r7
 80002b4:	4803      	ldr	r0, [pc, #12]	; (80002c4 <main+0x90>)
 80002b6:	2364      	movs	r3, #100	; 0x64
 80002b8:	f001 fda2 	bl	8001e00 <HAL_UART_Transmit>
	  timer_val = __HAL_TIM_GET_COUNTER(&htim2);
 80002bc:	e7dc      	b.n	8000278 <main+0x44>
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	08002d64 	.word	0x08002d64
 80002c4:	20000098 	.word	0x20000098
 80002c8:	2000011c 	.word	0x2000011c
 80002cc:	08002d84 	.word	0x08002d84

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b590      	push	{r4, r7, lr}
 80002d2:	b095      	sub	sp, #84	; 0x54
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	2420      	movs	r4, #32
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	0018      	movs	r0, r3
 80002dc:	2330      	movs	r3, #48	; 0x30
 80002de:	001a      	movs	r2, r3
 80002e0:	2100      	movs	r1, #0
 80002e2:	f002 f905 	bl	80024f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e6:	2310      	movs	r3, #16
 80002e8:	18fb      	adds	r3, r7, r3
 80002ea:	0018      	movs	r0, r3
 80002ec:	2310      	movs	r3, #16
 80002ee:	001a      	movs	r2, r3
 80002f0:	2100      	movs	r1, #0
 80002f2:	f002 f8fd 	bl	80024f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f6:	003b      	movs	r3, r7
 80002f8:	0018      	movs	r0, r3
 80002fa:	2310      	movs	r3, #16
 80002fc:	001a      	movs	r2, r3
 80002fe:	2100      	movs	r1, #0
 8000300:	f002 f8f6 	bl	80024f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000304:	0021      	movs	r1, r4
 8000306:	187b      	adds	r3, r7, r1
 8000308:	2202      	movs	r2, #2
 800030a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2201      	movs	r2, #1
 8000310:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2210      	movs	r2, #16
 8000316:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2200      	movs	r2, #0
 800031c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031e:	187b      	adds	r3, r7, r1
 8000320:	0018      	movs	r0, r3
 8000322:	f000 fd19 	bl	8000d58 <HAL_RCC_OscConfig>
 8000326:	1e03      	subs	r3, r0, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800032a:	f000 f92b 	bl	8000584 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	2110      	movs	r1, #16
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2207      	movs	r2, #7
 8000334:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2200      	movs	r2, #0
 800033a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2200      	movs	r2, #0
 8000340:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000342:	187b      	adds	r3, r7, r1
 8000344:	2200      	movs	r2, #0
 8000346:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000348:	187b      	adds	r3, r7, r1
 800034a:	2100      	movs	r1, #0
 800034c:	0018      	movs	r0, r3
 800034e:	f001 f81d 	bl	800138c <HAL_RCC_ClockConfig>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000356:	f000 f915 	bl	8000584 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800035a:	003b      	movs	r3, r7
 800035c:	2201      	movs	r2, #1
 800035e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000360:	003b      	movs	r3, r7
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000366:	003b      	movs	r3, r7
 8000368:	0018      	movs	r0, r3
 800036a:	f001 f961 	bl	8001630 <HAL_RCCEx_PeriphCLKConfig>
 800036e:	1e03      	subs	r3, r0, #0
 8000370:	d001      	beq.n	8000376 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000372:	f000 f907 	bl	8000584 <Error_Handler>
  }
}
 8000376:	46c0      	nop			; (mov r8, r8)
 8000378:	46bd      	mov	sp, r7
 800037a:	b015      	add	sp, #84	; 0x54
 800037c:	bd90      	pop	{r4, r7, pc}
	...

08000380 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b086      	sub	sp, #24
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000386:	2308      	movs	r3, #8
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	0018      	movs	r0, r3
 800038c:	2310      	movs	r3, #16
 800038e:	001a      	movs	r2, r3
 8000390:	2100      	movs	r1, #0
 8000392:	f002 f8ad 	bl	80024f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000396:	003b      	movs	r3, r7
 8000398:	0018      	movs	r0, r3
 800039a:	2308      	movs	r3, #8
 800039c:	001a      	movs	r2, r3
 800039e:	2100      	movs	r1, #0
 80003a0:	f002 f8a6 	bl	80024f0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003a4:	4b1f      	ldr	r3, [pc, #124]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003a6:	2280      	movs	r2, #128	; 0x80
 80003a8:	05d2      	lsls	r2, r2, #23
 80003aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 80003ac:	4b1d      	ldr	r3, [pc, #116]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003ae:	2207      	movs	r2, #7
 80003b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003b2:	4b1c      	ldr	r3, [pc, #112]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80003b8:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	4252      	negs	r2, r2
 80003be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003c0:	4b18      	ldr	r3, [pc, #96]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003c6:	4b17      	ldr	r3, [pc, #92]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003cc:	4b15      	ldr	r3, [pc, #84]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003ce:	0018      	movs	r0, r3
 80003d0:	f001 f9fc 	bl	80017cc <HAL_TIM_Base_Init>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80003d8:	f000 f8d4 	bl	8000584 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003dc:	2108      	movs	r1, #8
 80003de:	187b      	adds	r3, r7, r1
 80003e0:	2280      	movs	r2, #128	; 0x80
 80003e2:	0152      	lsls	r2, r2, #5
 80003e4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003e6:	187a      	adds	r2, r7, r1
 80003e8:	4b0e      	ldr	r3, [pc, #56]	; (8000424 <MX_TIM2_Init+0xa4>)
 80003ea:	0011      	movs	r1, r2
 80003ec:	0018      	movs	r0, r3
 80003ee:	f001 fa81 	bl	80018f4 <HAL_TIM_ConfigClockSource>
 80003f2:	1e03      	subs	r3, r0, #0
 80003f4:	d001      	beq.n	80003fa <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80003f6:	f000 f8c5 	bl	8000584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003fa:	003b      	movs	r3, r7
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000400:	003b      	movs	r3, r7
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000406:	003a      	movs	r2, r7
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <MX_TIM2_Init+0xa4>)
 800040a:	0011      	movs	r1, r2
 800040c:	0018      	movs	r0, r3
 800040e:	f001 fc4b 	bl	8001ca8 <HAL_TIMEx_MasterConfigSynchronization>
 8000412:	1e03      	subs	r3, r0, #0
 8000414:	d001      	beq.n	800041a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000416:	f000 f8b5 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	46bd      	mov	sp, r7
 800041e:	b006      	add	sp, #24
 8000420:	bd80      	pop	{r7, pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	2000011c 	.word	0x2000011c

08000428 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <MX_TIM16_Init+0x44>)
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <MX_TIM16_Init+0x48>)
 8000430:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 8-1;
 8000432:	4b0e      	ldr	r3, [pc, #56]	; (800046c <MX_TIM16_Init+0x44>)
 8000434:	2207      	movs	r2, #7
 8000436:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_TIM16_Init+0x44>)
 800043a:	2200      	movs	r2, #0
 800043c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <MX_TIM16_Init+0x44>)
 8000440:	4a0c      	ldr	r2, [pc, #48]	; (8000474 <MX_TIM16_Init+0x4c>)
 8000442:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000444:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_TIM16_Init+0x44>)
 8000446:	2200      	movs	r2, #0
 8000448:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <MX_TIM16_Init+0x44>)
 800044c:	2200      	movs	r2, #0
 800044e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_TIM16_Init+0x44>)
 8000452:	2200      	movs	r2, #0
 8000454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <MX_TIM16_Init+0x44>)
 8000458:	0018      	movs	r0, r3
 800045a:	f001 f9b7 	bl	80017cc <HAL_TIM_Base_Init>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d001      	beq.n	8000466 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000462:	f000 f88f 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	20000164 	.word	0x20000164
 8000470:	40014400 	.word	0x40014400
 8000474:	0000ffff 	.word	0x0000ffff

08000478 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800047c:	4b14      	ldr	r3, [pc, #80]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 800047e:	4a15      	ldr	r2, [pc, #84]	; (80004d4 <MX_USART1_UART_Init+0x5c>)
 8000480:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000482:	4b13      	ldr	r3, [pc, #76]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 8000484:	2296      	movs	r2, #150	; 0x96
 8000486:	0212      	lsls	r2, r2, #8
 8000488:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800048a:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000490:	4b0f      	ldr	r3, [pc, #60]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 8000492:	2200      	movs	r2, #0
 8000494:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000496:	4b0e      	ldr	r3, [pc, #56]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 8000498:	2200      	movs	r2, #0
 800049a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800049c:	4b0c      	ldr	r3, [pc, #48]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 800049e:	220c      	movs	r2, #12
 80004a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004a8:	4b09      	ldr	r3, [pc, #36]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ae:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004b4:	4b06      	ldr	r3, [pc, #24]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ba:	4b05      	ldr	r3, [pc, #20]	; (80004d0 <MX_USART1_UART_Init+0x58>)
 80004bc:	0018      	movs	r0, r3
 80004be:	f001 fc4b 	bl	8001d58 <HAL_UART_Init>
 80004c2:	1e03      	subs	r3, r0, #0
 80004c4:	d001      	beq.n	80004ca <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80004c6:	f000 f85d 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000098 	.word	0x20000098
 80004d4:	40013800 	.word	0x40013800

080004d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b089      	sub	sp, #36	; 0x24
 80004dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	240c      	movs	r4, #12
 80004e0:	193b      	adds	r3, r7, r4
 80004e2:	0018      	movs	r0, r3
 80004e4:	2314      	movs	r3, #20
 80004e6:	001a      	movs	r2, r3
 80004e8:	2100      	movs	r1, #0
 80004ea:	f002 f801 	bl	80024f0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ee:	4b23      	ldr	r3, [pc, #140]	; (800057c <MX_GPIO_Init+0xa4>)
 80004f0:	695a      	ldr	r2, [r3, #20]
 80004f2:	4b22      	ldr	r3, [pc, #136]	; (800057c <MX_GPIO_Init+0xa4>)
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	03c9      	lsls	r1, r1, #15
 80004f8:	430a      	orrs	r2, r1
 80004fa:	615a      	str	r2, [r3, #20]
 80004fc:	4b1f      	ldr	r3, [pc, #124]	; (800057c <MX_GPIO_Init+0xa4>)
 80004fe:	695a      	ldr	r2, [r3, #20]
 8000500:	2380      	movs	r3, #128	; 0x80
 8000502:	03db      	lsls	r3, r3, #15
 8000504:	4013      	ands	r3, r2
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <MX_GPIO_Init+0xa4>)
 800050c:	695a      	ldr	r2, [r3, #20]
 800050e:	4b1b      	ldr	r3, [pc, #108]	; (800057c <MX_GPIO_Init+0xa4>)
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	0289      	lsls	r1, r1, #10
 8000514:	430a      	orrs	r2, r1
 8000516:	615a      	str	r2, [r3, #20]
 8000518:	4b18      	ldr	r3, [pc, #96]	; (800057c <MX_GPIO_Init+0xa4>)
 800051a:	695a      	ldr	r2, [r3, #20]
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	029b      	lsls	r3, r3, #10
 8000520:	4013      	ands	r3, r2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000526:	4b15      	ldr	r3, [pc, #84]	; (800057c <MX_GPIO_Init+0xa4>)
 8000528:	695a      	ldr	r2, [r3, #20]
 800052a:	4b14      	ldr	r3, [pc, #80]	; (800057c <MX_GPIO_Init+0xa4>)
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	02c9      	lsls	r1, r1, #11
 8000530:	430a      	orrs	r2, r1
 8000532:	615a      	str	r2, [r3, #20]
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <MX_GPIO_Init+0xa4>)
 8000536:	695a      	ldr	r2, [r3, #20]
 8000538:	2380      	movs	r3, #128	; 0x80
 800053a:	02db      	lsls	r3, r3, #11
 800053c:	4013      	ands	r3, r2
 800053e:	603b      	str	r3, [r7, #0]
 8000540:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000542:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <MX_GPIO_Init+0xa8>)
 8000544:	2200      	movs	r2, #0
 8000546:	2108      	movs	r1, #8
 8000548:	0018      	movs	r0, r3
 800054a:	f000 fbe7 	bl	8000d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800054e:	0021      	movs	r1, r4
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2208      	movs	r2, #8
 8000554:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2201      	movs	r2, #1
 800055a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000568:	187b      	adds	r3, r7, r1
 800056a:	4a05      	ldr	r2, [pc, #20]	; (8000580 <MX_GPIO_Init+0xa8>)
 800056c:	0019      	movs	r1, r3
 800056e:	0010      	movs	r0, r2
 8000570:	f000 fa6c 	bl	8000a4c <HAL_GPIO_Init>

}
 8000574:	46c0      	nop			; (mov r8, r8)
 8000576:	46bd      	mov	sp, r7
 8000578:	b009      	add	sp, #36	; 0x24
 800057a:	bd90      	pop	{r4, r7, pc}
 800057c:	40021000 	.word	0x40021000
 8000580:	48000400 	.word	0x48000400

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000596:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <HAL_MspInit+0x44>)
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <HAL_MspInit+0x44>)
 800059c:	2101      	movs	r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	619a      	str	r2, [r3, #24]
 80005a2:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <HAL_MspInit+0x44>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	2201      	movs	r2, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <HAL_MspInit+0x44>)
 80005b0:	69da      	ldr	r2, [r3, #28]
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <HAL_MspInit+0x44>)
 80005b4:	2180      	movs	r1, #128	; 0x80
 80005b6:	0549      	lsls	r1, r1, #21
 80005b8:	430a      	orrs	r2, r1
 80005ba:	61da      	str	r2, [r3, #28]
 80005bc:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_MspInit+0x44>)
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	2380      	movs	r3, #128	; 0x80
 80005c2:	055b      	lsls	r3, r3, #21
 80005c4:	4013      	ands	r3, r2
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000

080005d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	05db      	lsls	r3, r3, #23
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d10c      	bne.n	8000606 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005ec:	4b11      	ldr	r3, [pc, #68]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 80005ee:	69da      	ldr	r2, [r3, #28]
 80005f0:	4b10      	ldr	r3, [pc, #64]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 80005f2:	2101      	movs	r1, #1
 80005f4:	430a      	orrs	r2, r1
 80005f6:	61da      	str	r2, [r3, #28]
 80005f8:	4b0e      	ldr	r3, [pc, #56]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 80005fa:	69db      	ldr	r3, [r3, #28]
 80005fc:	2201      	movs	r2, #1
 80005fe:	4013      	ands	r3, r2
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000604:	e012      	b.n	800062c <HAL_TIM_Base_MspInit+0x54>
  else if(htim_base->Instance==TIM16)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a0b      	ldr	r2, [pc, #44]	; (8000638 <HAL_TIM_Base_MspInit+0x60>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d10d      	bne.n	800062c <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000610:	4b08      	ldr	r3, [pc, #32]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 8000612:	699a      	ldr	r2, [r3, #24]
 8000614:	4b07      	ldr	r3, [pc, #28]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 8000616:	2180      	movs	r1, #128	; 0x80
 8000618:	0289      	lsls	r1, r1, #10
 800061a:	430a      	orrs	r2, r1
 800061c:	619a      	str	r2, [r3, #24]
 800061e:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_TIM_Base_MspInit+0x5c>)
 8000620:	699a      	ldr	r2, [r3, #24]
 8000622:	2380      	movs	r3, #128	; 0x80
 8000624:	029b      	lsls	r3, r3, #10
 8000626:	4013      	ands	r3, r2
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
}
 800062c:	46c0      	nop			; (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	b004      	add	sp, #16
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000
 8000638:	40014400 	.word	0x40014400

0800063c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b08b      	sub	sp, #44	; 0x2c
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	2414      	movs	r4, #20
 8000646:	193b      	adds	r3, r7, r4
 8000648:	0018      	movs	r0, r3
 800064a:	2314      	movs	r3, #20
 800064c:	001a      	movs	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f001 ff4e 	bl	80024f0 <memset>
  if(huart->Instance==USART1)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a1c      	ldr	r2, [pc, #112]	; (80006cc <HAL_UART_MspInit+0x90>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d132      	bne.n	80006c4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800065e:	4b1c      	ldr	r3, [pc, #112]	; (80006d0 <HAL_UART_MspInit+0x94>)
 8000660:	699a      	ldr	r2, [r3, #24]
 8000662:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <HAL_UART_MspInit+0x94>)
 8000664:	2180      	movs	r1, #128	; 0x80
 8000666:	01c9      	lsls	r1, r1, #7
 8000668:	430a      	orrs	r2, r1
 800066a:	619a      	str	r2, [r3, #24]
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <HAL_UART_MspInit+0x94>)
 800066e:	699a      	ldr	r2, [r3, #24]
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	01db      	lsls	r3, r3, #7
 8000674:	4013      	ands	r3, r2
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <HAL_UART_MspInit+0x94>)
 800067c:	695a      	ldr	r2, [r3, #20]
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <HAL_UART_MspInit+0x94>)
 8000680:	2180      	movs	r1, #128	; 0x80
 8000682:	0289      	lsls	r1, r1, #10
 8000684:	430a      	orrs	r2, r1
 8000686:	615a      	str	r2, [r3, #20]
 8000688:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <HAL_UART_MspInit+0x94>)
 800068a:	695a      	ldr	r2, [r3, #20]
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	029b      	lsls	r3, r3, #10
 8000690:	4013      	ands	r3, r2
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000696:	0021      	movs	r1, r4
 8000698:	187b      	adds	r3, r7, r1
 800069a:	4a0e      	ldr	r2, [pc, #56]	; (80006d4 <HAL_UART_MspInit+0x98>)
 800069c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2202      	movs	r2, #2
 80006a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2203      	movs	r2, #3
 80006ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2201      	movs	r2, #1
 80006b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	187a      	adds	r2, r7, r1
 80006b8:	2390      	movs	r3, #144	; 0x90
 80006ba:	05db      	lsls	r3, r3, #23
 80006bc:	0011      	movs	r1, r2
 80006be:	0018      	movs	r0, r3
 80006c0:	f000 f9c4 	bl	8000a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b00b      	add	sp, #44	; 0x2c
 80006ca:	bd90      	pop	{r4, r7, pc}
 80006cc:	40013800 	.word	0x40013800
 80006d0:	40021000 	.word	0x40021000
 80006d4:	00008004 	.word	0x00008004

080006d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006dc:	e7fe      	b.n	80006dc <NMI_Handler+0x4>

080006de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e2:	e7fe      	b.n	80006e2 <HardFault_Handler+0x4>

080006e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006e8:	46c0      	nop			; (mov r8, r8)
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006fc:	f000 f8b2 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000700:	46c0      	nop			; (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
	...

08000708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000710:	4a14      	ldr	r2, [pc, #80]	; (8000764 <_sbrk+0x5c>)
 8000712:	4b15      	ldr	r3, [pc, #84]	; (8000768 <_sbrk+0x60>)
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800071c:	4b13      	ldr	r3, [pc, #76]	; (800076c <_sbrk+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d102      	bne.n	800072a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <_sbrk+0x64>)
 8000726:	4a12      	ldr	r2, [pc, #72]	; (8000770 <_sbrk+0x68>)
 8000728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <_sbrk+0x64>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	18d3      	adds	r3, r2, r3
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	429a      	cmp	r2, r3
 8000736:	d207      	bcs.n	8000748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000738:	f001 feb0 	bl	800249c <__errno>
 800073c:	0003      	movs	r3, r0
 800073e:	220c      	movs	r2, #12
 8000740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000742:	2301      	movs	r3, #1
 8000744:	425b      	negs	r3, r3
 8000746:	e009      	b.n	800075c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800074e:	4b07      	ldr	r3, [pc, #28]	; (800076c <_sbrk+0x64>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	18d2      	adds	r2, r2, r3
 8000756:	4b05      	ldr	r3, [pc, #20]	; (800076c <_sbrk+0x64>)
 8000758:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800075a:	68fb      	ldr	r3, [r7, #12]
}
 800075c:	0018      	movs	r0, r3
 800075e:	46bd      	mov	sp, r7
 8000760:	b006      	add	sp, #24
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20001000 	.word	0x20001000
 8000768:	00000400 	.word	0x00000400
 800076c:	2000008c 	.word	0x2000008c
 8000770:	200001c0 	.word	0x200001c0

08000774 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000780:	480d      	ldr	r0, [pc, #52]	; (80007b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000782:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000784:	480d      	ldr	r0, [pc, #52]	; (80007bc <LoopForever+0x6>)
  ldr r1, =_edata
 8000786:	490e      	ldr	r1, [pc, #56]	; (80007c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000788:	4a0e      	ldr	r2, [pc, #56]	; (80007c4 <LoopForever+0xe>)
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800078c:	e002      	b.n	8000794 <LoopCopyDataInit>

0800078e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800078e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000792:	3304      	adds	r3, #4

08000794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000798:	d3f9      	bcc.n	800078e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800079a:	4a0b      	ldr	r2, [pc, #44]	; (80007c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800079c:	4c0b      	ldr	r4, [pc, #44]	; (80007cc <LoopForever+0x16>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a0:	e001      	b.n	80007a6 <LoopFillZerobss>

080007a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a4:	3204      	adds	r2, #4

080007a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a8:	d3fb      	bcc.n	80007a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80007aa:	f7ff ffe3 	bl	8000774 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80007ae:	f001 fe7b 	bl	80024a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007b2:	f7ff fd3f 	bl	8000234 <main>

080007b6 <LoopForever>:

LoopForever:
    b LoopForever
 80007b6:	e7fe      	b.n	80007b6 <LoopForever>
  ldr   r0, =_estack
 80007b8:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80007bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007c4:	08002e0c 	.word	0x08002e0c
  ldr r2, =_sbss
 80007c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007cc:	200001c0 	.word	0x200001c0

080007d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d0:	e7fe      	b.n	80007d0 <ADC1_IRQHandler>
	...

080007d4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <HAL_Init+0x24>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <HAL_Init+0x24>)
 80007de:	2110      	movs	r1, #16
 80007e0:	430a      	orrs	r2, r1
 80007e2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 f809 	bl	80007fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007ea:	f7ff fed1 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ee:	2300      	movs	r3, #0
}
 80007f0:	0018      	movs	r0, r3
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	40022000 	.word	0x40022000

080007fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007fc:	b590      	push	{r4, r7, lr}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <HAL_InitTick+0x5c>)
 8000806:	681c      	ldr	r4, [r3, #0]
 8000808:	4b14      	ldr	r3, [pc, #80]	; (800085c <HAL_InitTick+0x60>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	0019      	movs	r1, r3
 800080e:	23fa      	movs	r3, #250	; 0xfa
 8000810:	0098      	lsls	r0, r3, #2
 8000812:	f7ff fc83 	bl	800011c <__udivsi3>
 8000816:	0003      	movs	r3, r0
 8000818:	0019      	movs	r1, r3
 800081a:	0020      	movs	r0, r4
 800081c:	f7ff fc7e 	bl	800011c <__udivsi3>
 8000820:	0003      	movs	r3, r0
 8000822:	0018      	movs	r0, r3
 8000824:	f000 f905 	bl	8000a32 <HAL_SYSTICK_Config>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d001      	beq.n	8000830 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	e00f      	b.n	8000850 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2b03      	cmp	r3, #3
 8000834:	d80b      	bhi.n	800084e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000836:	6879      	ldr	r1, [r7, #4]
 8000838:	2301      	movs	r3, #1
 800083a:	425b      	negs	r3, r3
 800083c:	2200      	movs	r2, #0
 800083e:	0018      	movs	r0, r3
 8000840:	f000 f8e2 	bl	8000a08 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <HAL_InitTick+0x64>)
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800084a:	2300      	movs	r3, #0
 800084c:	e000      	b.n	8000850 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
}
 8000850:	0018      	movs	r0, r3
 8000852:	46bd      	mov	sp, r7
 8000854:	b003      	add	sp, #12
 8000856:	bd90      	pop	{r4, r7, pc}
 8000858:	20000000 	.word	0x20000000
 800085c:	20000008 	.word	0x20000008
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <HAL_IncTick+0x1c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	001a      	movs	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_IncTick+0x20>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	18d2      	adds	r2, r2, r3
 8000874:	4b03      	ldr	r3, [pc, #12]	; (8000884 <HAL_IncTick+0x20>)
 8000876:	601a      	str	r2, [r3, #0]
}
 8000878:	46c0      	nop			; (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	20000008 	.word	0x20000008
 8000884:	200001ac 	.word	0x200001ac

08000888 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b02      	ldr	r3, [pc, #8]	; (8000898 <HAL_GetTick+0x10>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	200001ac 	.word	0x200001ac

0800089c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a4:	f7ff fff0 	bl	8000888 <HAL_GetTick>
 80008a8:	0003      	movs	r3, r0
 80008aa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	3301      	adds	r3, #1
 80008b4:	d005      	beq.n	80008c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b6:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <HAL_Delay+0x44>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	001a      	movs	r2, r3
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	189b      	adds	r3, r3, r2
 80008c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	f7ff ffe0 	bl	8000888 <HAL_GetTick>
 80008c8:	0002      	movs	r2, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d8f7      	bhi.n	80008c4 <HAL_Delay+0x28>
  {
  }
}
 80008d4:	46c0      	nop			; (mov r8, r8)
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b004      	add	sp, #16
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	20000008 	.word	0x20000008

080008e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	0002      	movs	r2, r0
 80008ec:	6039      	str	r1, [r7, #0]
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b7f      	cmp	r3, #127	; 0x7f
 80008f8:	d828      	bhi.n	800094c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fa:	4a2f      	ldr	r2, [pc, #188]	; (80009b8 <__NVIC_SetPriority+0xd4>)
 80008fc:	1dfb      	adds	r3, r7, #7
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b25b      	sxtb	r3, r3
 8000902:	089b      	lsrs	r3, r3, #2
 8000904:	33c0      	adds	r3, #192	; 0xc0
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	589b      	ldr	r3, [r3, r2]
 800090a:	1dfa      	adds	r2, r7, #7
 800090c:	7812      	ldrb	r2, [r2, #0]
 800090e:	0011      	movs	r1, r2
 8000910:	2203      	movs	r2, #3
 8000912:	400a      	ands	r2, r1
 8000914:	00d2      	lsls	r2, r2, #3
 8000916:	21ff      	movs	r1, #255	; 0xff
 8000918:	4091      	lsls	r1, r2
 800091a:	000a      	movs	r2, r1
 800091c:	43d2      	mvns	r2, r2
 800091e:	401a      	ands	r2, r3
 8000920:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	019b      	lsls	r3, r3, #6
 8000926:	22ff      	movs	r2, #255	; 0xff
 8000928:	401a      	ands	r2, r3
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	0018      	movs	r0, r3
 8000930:	2303      	movs	r3, #3
 8000932:	4003      	ands	r3, r0
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000938:	481f      	ldr	r0, [pc, #124]	; (80009b8 <__NVIC_SetPriority+0xd4>)
 800093a:	1dfb      	adds	r3, r7, #7
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b25b      	sxtb	r3, r3
 8000940:	089b      	lsrs	r3, r3, #2
 8000942:	430a      	orrs	r2, r1
 8000944:	33c0      	adds	r3, #192	; 0xc0
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800094a:	e031      	b.n	80009b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800094c:	4a1b      	ldr	r2, [pc, #108]	; (80009bc <__NVIC_SetPriority+0xd8>)
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	0019      	movs	r1, r3
 8000954:	230f      	movs	r3, #15
 8000956:	400b      	ands	r3, r1
 8000958:	3b08      	subs	r3, #8
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	3306      	adds	r3, #6
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	3304      	adds	r3, #4
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	1dfa      	adds	r2, r7, #7
 8000968:	7812      	ldrb	r2, [r2, #0]
 800096a:	0011      	movs	r1, r2
 800096c:	2203      	movs	r2, #3
 800096e:	400a      	ands	r2, r1
 8000970:	00d2      	lsls	r2, r2, #3
 8000972:	21ff      	movs	r1, #255	; 0xff
 8000974:	4091      	lsls	r1, r2
 8000976:	000a      	movs	r2, r1
 8000978:	43d2      	mvns	r2, r2
 800097a:	401a      	ands	r2, r3
 800097c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	019b      	lsls	r3, r3, #6
 8000982:	22ff      	movs	r2, #255	; 0xff
 8000984:	401a      	ands	r2, r3
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	0018      	movs	r0, r3
 800098c:	2303      	movs	r3, #3
 800098e:	4003      	ands	r3, r0
 8000990:	00db      	lsls	r3, r3, #3
 8000992:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000994:	4809      	ldr	r0, [pc, #36]	; (80009bc <__NVIC_SetPriority+0xd8>)
 8000996:	1dfb      	adds	r3, r7, #7
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	001c      	movs	r4, r3
 800099c:	230f      	movs	r3, #15
 800099e:	4023      	ands	r3, r4
 80009a0:	3b08      	subs	r3, #8
 80009a2:	089b      	lsrs	r3, r3, #2
 80009a4:	430a      	orrs	r2, r1
 80009a6:	3306      	adds	r3, #6
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	18c3      	adds	r3, r0, r3
 80009ac:	3304      	adds	r3, #4
 80009ae:	601a      	str	r2, [r3, #0]
}
 80009b0:	46c0      	nop			; (mov r8, r8)
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b003      	add	sp, #12
 80009b6:	bd90      	pop	{r4, r7, pc}
 80009b8:	e000e100 	.word	0xe000e100
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	1e5a      	subs	r2, r3, #1
 80009cc:	2380      	movs	r3, #128	; 0x80
 80009ce:	045b      	lsls	r3, r3, #17
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d301      	bcc.n	80009d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d4:	2301      	movs	r3, #1
 80009d6:	e010      	b.n	80009fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d8:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <SysTick_Config+0x44>)
 80009da:	687a      	ldr	r2, [r7, #4]
 80009dc:	3a01      	subs	r2, #1
 80009de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e0:	2301      	movs	r3, #1
 80009e2:	425b      	negs	r3, r3
 80009e4:	2103      	movs	r1, #3
 80009e6:	0018      	movs	r0, r3
 80009e8:	f7ff ff7c 	bl	80008e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <SysTick_Config+0x44>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f2:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <SysTick_Config+0x44>)
 80009f4:	2207      	movs	r2, #7
 80009f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f8:	2300      	movs	r3, #0
}
 80009fa:	0018      	movs	r0, r3
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b002      	add	sp, #8
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	e000e010 	.word	0xe000e010

08000a08 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
 8000a12:	210f      	movs	r1, #15
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	1c02      	adds	r2, r0, #0
 8000a18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	b25b      	sxtb	r3, r3
 8000a22:	0011      	movs	r1, r2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f7ff ff5d 	bl	80008e4 <__NVIC_SetPriority>
}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b004      	add	sp, #16
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b082      	sub	sp, #8
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f7ff ffbf 	bl	80009c0 <SysTick_Config>
 8000a42:	0003      	movs	r3, r0
}
 8000a44:	0018      	movs	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b002      	add	sp, #8
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a5a:	e149      	b.n	8000cf0 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2101      	movs	r1, #1
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	4091      	lsls	r1, r2
 8000a66:	000a      	movs	r2, r1
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d100      	bne.n	8000a74 <HAL_GPIO_Init+0x28>
 8000a72:	e13a      	b.n	8000cea <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d00b      	beq.n	8000a94 <HAL_GPIO_Init+0x48>
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b02      	cmp	r3, #2
 8000a82:	d007      	beq.n	8000a94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a88:	2b11      	cmp	r3, #17
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	2b12      	cmp	r3, #18
 8000a92:	d130      	bne.n	8000af6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	409a      	lsls	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	43da      	mvns	r2, r3
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	409a      	lsls	r2, r3
 8000ab6:	0013      	movs	r3, r2
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aca:	2201      	movs	r2, #1
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	091b      	lsrs	r3, r3, #4
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	409a      	lsls	r2, r3
 8000ae8:	0013      	movs	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	2203      	movs	r2, #3
 8000b02:	409a      	lsls	r2, r3
 8000b04:	0013      	movs	r3, r2
 8000b06:	43da      	mvns	r2, r3
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d003      	beq.n	8000b36 <HAL_GPIO_Init+0xea>
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2b12      	cmp	r3, #18
 8000b34:	d123      	bne.n	8000b7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	08da      	lsrs	r2, r3, #3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3208      	adds	r2, #8
 8000b3e:	0092      	lsls	r2, r2, #2
 8000b40:	58d3      	ldr	r3, [r2, r3]
 8000b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	2207      	movs	r2, #7
 8000b48:	4013      	ands	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	220f      	movs	r2, #15
 8000b4e:	409a      	lsls	r2, r3
 8000b50:	0013      	movs	r3, r2
 8000b52:	43da      	mvns	r2, r3
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	4013      	ands	r3, r2
 8000b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	691a      	ldr	r2, [r3, #16]
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	2107      	movs	r1, #7
 8000b62:	400b      	ands	r3, r1
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	409a      	lsls	r2, r3
 8000b68:	0013      	movs	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	08da      	lsrs	r2, r3, #3
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	3208      	adds	r2, #8
 8000b78:	0092      	lsls	r2, r2, #2
 8000b7a:	6939      	ldr	r1, [r7, #16]
 8000b7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	2203      	movs	r2, #3
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	4013      	ands	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	2203      	movs	r2, #3
 8000b9c:	401a      	ands	r2, r3
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	409a      	lsls	r2, r3
 8000ba4:	0013      	movs	r3, r2
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685a      	ldr	r2, [r3, #4]
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	055b      	lsls	r3, r3, #21
 8000bba:	4013      	ands	r3, r2
 8000bbc:	d100      	bne.n	8000bc0 <HAL_GPIO_Init+0x174>
 8000bbe:	e094      	b.n	8000cea <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc0:	4b51      	ldr	r3, [pc, #324]	; (8000d08 <HAL_GPIO_Init+0x2bc>)
 8000bc2:	699a      	ldr	r2, [r3, #24]
 8000bc4:	4b50      	ldr	r3, [pc, #320]	; (8000d08 <HAL_GPIO_Init+0x2bc>)
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	619a      	str	r2, [r3, #24]
 8000bcc:	4b4e      	ldr	r3, [pc, #312]	; (8000d08 <HAL_GPIO_Init+0x2bc>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bd8:	4a4c      	ldr	r2, [pc, #304]	; (8000d0c <HAL_GPIO_Init+0x2c0>)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	089b      	lsrs	r3, r3, #2
 8000bde:	3302      	adds	r3, #2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	589b      	ldr	r3, [r3, r2]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	2203      	movs	r2, #3
 8000bea:	4013      	ands	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	220f      	movs	r2, #15
 8000bf0:	409a      	lsls	r2, r3
 8000bf2:	0013      	movs	r3, r2
 8000bf4:	43da      	mvns	r2, r3
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	2390      	movs	r3, #144	; 0x90
 8000c00:	05db      	lsls	r3, r3, #23
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d00d      	beq.n	8000c22 <HAL_GPIO_Init+0x1d6>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a41      	ldr	r2, [pc, #260]	; (8000d10 <HAL_GPIO_Init+0x2c4>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d007      	beq.n	8000c1e <HAL_GPIO_Init+0x1d2>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a40      	ldr	r2, [pc, #256]	; (8000d14 <HAL_GPIO_Init+0x2c8>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d101      	bne.n	8000c1a <HAL_GPIO_Init+0x1ce>
 8000c16:	2302      	movs	r3, #2
 8000c18:	e004      	b.n	8000c24 <HAL_GPIO_Init+0x1d8>
 8000c1a:	2305      	movs	r3, #5
 8000c1c:	e002      	b.n	8000c24 <HAL_GPIO_Init+0x1d8>
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e000      	b.n	8000c24 <HAL_GPIO_Init+0x1d8>
 8000c22:	2300      	movs	r3, #0
 8000c24:	697a      	ldr	r2, [r7, #20]
 8000c26:	2103      	movs	r1, #3
 8000c28:	400a      	ands	r2, r1
 8000c2a:	0092      	lsls	r2, r2, #2
 8000c2c:	4093      	lsls	r3, r2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c34:	4935      	ldr	r1, [pc, #212]	; (8000d0c <HAL_GPIO_Init+0x2c0>)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	089b      	lsrs	r3, r3, #2
 8000c3a:	3302      	adds	r3, #2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c42:	4b35      	ldr	r3, [pc, #212]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685a      	ldr	r2, [r3, #4]
 8000c56:	2380      	movs	r3, #128	; 0x80
 8000c58:	025b      	lsls	r3, r3, #9
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	d003      	beq.n	8000c66 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c66:	4b2c      	ldr	r3, [pc, #176]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000c68:	693a      	ldr	r2, [r7, #16]
 8000c6a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c6c:	4b2a      	ldr	r3, [pc, #168]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	43da      	mvns	r2, r3
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	029b      	lsls	r3, r3, #10
 8000c84:	4013      	ands	r3, r2
 8000c86:	d003      	beq.n	8000c90 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c90:	4b21      	ldr	r3, [pc, #132]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c96:	4b20      	ldr	r3, [pc, #128]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	43da      	mvns	r2, r3
 8000ca0:	693b      	ldr	r3, [r7, #16]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685a      	ldr	r2, [r3, #4]
 8000caa:	2380      	movs	r3, #128	; 0x80
 8000cac:	035b      	lsls	r3, r3, #13
 8000cae:	4013      	ands	r3, r2
 8000cb0:	d003      	beq.n	8000cba <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cba:	4b17      	ldr	r3, [pc, #92]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000cbc:	693a      	ldr	r2, [r7, #16]
 8000cbe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cc0:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	43da      	mvns	r2, r3
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685a      	ldr	r2, [r3, #4]
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	039b      	lsls	r3, r3, #14
 8000cd8:	4013      	ands	r3, r2
 8000cda:	d003      	beq.n	8000ce4 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000cdc:	693a      	ldr	r2, [r7, #16]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <HAL_GPIO_Init+0x2cc>)
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	3301      	adds	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	40da      	lsrs	r2, r3
 8000cf8:	1e13      	subs	r3, r2, #0
 8000cfa:	d000      	beq.n	8000cfe <HAL_GPIO_Init+0x2b2>
 8000cfc:	e6ae      	b.n	8000a5c <HAL_GPIO_Init+0x10>
  } 
}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	b006      	add	sp, #24
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	40010000 	.word	0x40010000
 8000d10:	48000400 	.word	0x48000400
 8000d14:	48000800 	.word	0x48000800
 8000d18:	40010400 	.word	0x40010400

08000d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	0008      	movs	r0, r1
 8000d26:	0011      	movs	r1, r2
 8000d28:	1cbb      	adds	r3, r7, #2
 8000d2a:	1c02      	adds	r2, r0, #0
 8000d2c:	801a      	strh	r2, [r3, #0]
 8000d2e:	1c7b      	adds	r3, r7, #1
 8000d30:	1c0a      	adds	r2, r1, #0
 8000d32:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d34:	1c7b      	adds	r3, r7, #1
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d004      	beq.n	8000d46 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d3c:	1cbb      	adds	r3, r7, #2
 8000d3e:	881a      	ldrh	r2, [r3, #0]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d44:	e003      	b.n	8000d4e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d46:	1cbb      	adds	r3, r7, #2
 8000d48:	881a      	ldrh	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b002      	add	sp, #8
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b088      	sub	sp, #32
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d101      	bne.n	8000d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d66:	2301      	movs	r3, #1
 8000d68:	e301      	b.n	800136e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4013      	ands	r3, r2
 8000d72:	d100      	bne.n	8000d76 <HAL_RCC_OscConfig+0x1e>
 8000d74:	e08d      	b.n	8000e92 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d76:	4bc3      	ldr	r3, [pc, #780]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	d00e      	beq.n	8000da0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d82:	4bc0      	ldr	r3, [pc, #768]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	220c      	movs	r2, #12
 8000d88:	4013      	ands	r3, r2
 8000d8a:	2b08      	cmp	r3, #8
 8000d8c:	d116      	bne.n	8000dbc <HAL_RCC_OscConfig+0x64>
 8000d8e:	4bbd      	ldr	r3, [pc, #756]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000d90:	685a      	ldr	r2, [r3, #4]
 8000d92:	2380      	movs	r3, #128	; 0x80
 8000d94:	025b      	lsls	r3, r3, #9
 8000d96:	401a      	ands	r2, r3
 8000d98:	2380      	movs	r3, #128	; 0x80
 8000d9a:	025b      	lsls	r3, r3, #9
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d10d      	bne.n	8000dbc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da0:	4bb8      	ldr	r3, [pc, #736]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	029b      	lsls	r3, r3, #10
 8000da8:	4013      	ands	r3, r2
 8000daa:	d100      	bne.n	8000dae <HAL_RCC_OscConfig+0x56>
 8000dac:	e070      	b.n	8000e90 <HAL_RCC_OscConfig+0x138>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d000      	beq.n	8000db8 <HAL_RCC_OscConfig+0x60>
 8000db6:	e06b      	b.n	8000e90 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	e2d8      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d107      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x7c>
 8000dc4:	4baf      	ldr	r3, [pc, #700]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4bae      	ldr	r3, [pc, #696]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000dca:	2180      	movs	r1, #128	; 0x80
 8000dcc:	0249      	lsls	r1, r1, #9
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	e02f      	b.n	8000e34 <HAL_RCC_OscConfig+0xdc>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d10c      	bne.n	8000df6 <HAL_RCC_OscConfig+0x9e>
 8000ddc:	4ba9      	ldr	r3, [pc, #676]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4ba8      	ldr	r3, [pc, #672]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000de2:	49a9      	ldr	r1, [pc, #676]	; (8001088 <HAL_RCC_OscConfig+0x330>)
 8000de4:	400a      	ands	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	4ba6      	ldr	r3, [pc, #664]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4ba5      	ldr	r3, [pc, #660]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000dee:	49a7      	ldr	r1, [pc, #668]	; (800108c <HAL_RCC_OscConfig+0x334>)
 8000df0:	400a      	ands	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	e01e      	b.n	8000e34 <HAL_RCC_OscConfig+0xdc>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2b05      	cmp	r3, #5
 8000dfc:	d10e      	bne.n	8000e1c <HAL_RCC_OscConfig+0xc4>
 8000dfe:	4ba1      	ldr	r3, [pc, #644]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	4ba0      	ldr	r3, [pc, #640]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e04:	2180      	movs	r1, #128	; 0x80
 8000e06:	02c9      	lsls	r1, r1, #11
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	4b9d      	ldr	r3, [pc, #628]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b9c      	ldr	r3, [pc, #624]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e12:	2180      	movs	r1, #128	; 0x80
 8000e14:	0249      	lsls	r1, r1, #9
 8000e16:	430a      	orrs	r2, r1
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e00b      	b.n	8000e34 <HAL_RCC_OscConfig+0xdc>
 8000e1c:	4b99      	ldr	r3, [pc, #612]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b98      	ldr	r3, [pc, #608]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e22:	4999      	ldr	r1, [pc, #612]	; (8001088 <HAL_RCC_OscConfig+0x330>)
 8000e24:	400a      	ands	r2, r1
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	4b96      	ldr	r3, [pc, #600]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b95      	ldr	r3, [pc, #596]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e2e:	4997      	ldr	r1, [pc, #604]	; (800108c <HAL_RCC_OscConfig+0x334>)
 8000e30:	400a      	ands	r2, r1
 8000e32:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d014      	beq.n	8000e66 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fd24 	bl	8000888 <HAL_GetTick>
 8000e40:	0003      	movs	r3, r0
 8000e42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e46:	f7ff fd1f 	bl	8000888 <HAL_GetTick>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b64      	cmp	r3, #100	; 0x64
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e28a      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e58:	4b8a      	ldr	r3, [pc, #552]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	2380      	movs	r3, #128	; 0x80
 8000e5e:	029b      	lsls	r3, r3, #10
 8000e60:	4013      	ands	r3, r2
 8000e62:	d0f0      	beq.n	8000e46 <HAL_RCC_OscConfig+0xee>
 8000e64:	e015      	b.n	8000e92 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e66:	f7ff fd0f 	bl	8000888 <HAL_GetTick>
 8000e6a:	0003      	movs	r3, r0
 8000e6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e6e:	e008      	b.n	8000e82 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e70:	f7ff fd0a 	bl	8000888 <HAL_GetTick>
 8000e74:	0002      	movs	r2, r0
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b64      	cmp	r3, #100	; 0x64
 8000e7c:	d901      	bls.n	8000e82 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	e275      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e82:	4b80      	ldr	r3, [pc, #512]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	2380      	movs	r3, #128	; 0x80
 8000e88:	029b      	lsls	r3, r3, #10
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	d1f0      	bne.n	8000e70 <HAL_RCC_OscConfig+0x118>
 8000e8e:	e000      	b.n	8000e92 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e90:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2202      	movs	r2, #2
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d100      	bne.n	8000e9e <HAL_RCC_OscConfig+0x146>
 8000e9c:	e069      	b.n	8000f72 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e9e:	4b79      	ldr	r3, [pc, #484]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d00b      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ea8:	4b76      	ldr	r3, [pc, #472]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	220c      	movs	r2, #12
 8000eae:	4013      	ands	r3, r2
 8000eb0:	2b08      	cmp	r3, #8
 8000eb2:	d11c      	bne.n	8000eee <HAL_RCC_OscConfig+0x196>
 8000eb4:	4b73      	ldr	r3, [pc, #460]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	025b      	lsls	r3, r3, #9
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d116      	bne.n	8000eee <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ec0:	4b70      	ldr	r3, [pc, #448]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	d005      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x17e>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d001      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e24b      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ed6:	4b6b      	ldr	r3, [pc, #428]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	22f8      	movs	r2, #248	; 0xf8
 8000edc:	4393      	bics	r3, r2
 8000ede:	0019      	movs	r1, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	691b      	ldr	r3, [r3, #16]
 8000ee4:	00da      	lsls	r2, r3, #3
 8000ee6:	4b67      	ldr	r3, [pc, #412]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eec:	e041      	b.n	8000f72 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d024      	beq.n	8000f40 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ef6:	4b63      	ldr	r3, [pc, #396]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b62      	ldr	r3, [pc, #392]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000efc:	2101      	movs	r1, #1
 8000efe:	430a      	orrs	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f02:	f7ff fcc1 	bl	8000888 <HAL_GetTick>
 8000f06:	0003      	movs	r3, r0
 8000f08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f0c:	f7ff fcbc 	bl	8000888 <HAL_GetTick>
 8000f10:	0002      	movs	r2, r0
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e227      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f1e:	4b59      	ldr	r3, [pc, #356]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2202      	movs	r2, #2
 8000f24:	4013      	ands	r3, r2
 8000f26:	d0f1      	beq.n	8000f0c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f28:	4b56      	ldr	r3, [pc, #344]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	22f8      	movs	r2, #248	; 0xf8
 8000f2e:	4393      	bics	r3, r2
 8000f30:	0019      	movs	r1, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	00da      	lsls	r2, r3, #3
 8000f38:	4b52      	ldr	r3, [pc, #328]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	e018      	b.n	8000f72 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f40:	4b50      	ldr	r3, [pc, #320]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b4f      	ldr	r3, [pc, #316]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f46:	2101      	movs	r1, #1
 8000f48:	438a      	bics	r2, r1
 8000f4a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fc9c 	bl	8000888 <HAL_GetTick>
 8000f50:	0003      	movs	r3, r0
 8000f52:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f56:	f7ff fc97 	bl	8000888 <HAL_GetTick>
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e202      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f68:	4b46      	ldr	r3, [pc, #280]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4013      	ands	r3, r2
 8000f70:	d1f1      	bne.n	8000f56 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2208      	movs	r2, #8
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d036      	beq.n	8000fea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69db      	ldr	r3, [r3, #28]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d019      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f84:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f88:	4b3e      	ldr	r3, [pc, #248]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f90:	f7ff fc7a 	bl	8000888 <HAL_GetTick>
 8000f94:	0003      	movs	r3, r0
 8000f96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f98:	e008      	b.n	8000fac <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f9a:	f7ff fc75 	bl	8000888 <HAL_GetTick>
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e1e0      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fac:	4b35      	ldr	r3, [pc, #212]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d0f1      	beq.n	8000f9a <HAL_RCC_OscConfig+0x242>
 8000fb6:	e018      	b.n	8000fea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fb8:	4b32      	ldr	r3, [pc, #200]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000fba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fbc:	4b31      	ldr	r3, [pc, #196]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	438a      	bics	r2, r1
 8000fc2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc4:	f7ff fc60 	bl	8000888 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fce:	f7ff fc5b 	bl	8000888 <HAL_GetTick>
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e1c6      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8000fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d1f1      	bne.n	8000fce <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2204      	movs	r2, #4
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	d100      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x29e>
 8000ff4:	e0b4      	b.n	8001160 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ff6:	201f      	movs	r0, #31
 8000ff8:	183b      	adds	r3, r7, r0
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ffe:	4b21      	ldr	r3, [pc, #132]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8001000:	69da      	ldr	r2, [r3, #28]
 8001002:	2380      	movs	r3, #128	; 0x80
 8001004:	055b      	lsls	r3, r3, #21
 8001006:	4013      	ands	r3, r2
 8001008:	d110      	bne.n	800102c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800100a:	4b1e      	ldr	r3, [pc, #120]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 800100c:	69da      	ldr	r2, [r3, #28]
 800100e:	4b1d      	ldr	r3, [pc, #116]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8001010:	2180      	movs	r1, #128	; 0x80
 8001012:	0549      	lsls	r1, r1, #21
 8001014:	430a      	orrs	r2, r1
 8001016:	61da      	str	r2, [r3, #28]
 8001018:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 800101a:	69da      	ldr	r2, [r3, #28]
 800101c:	2380      	movs	r3, #128	; 0x80
 800101e:	055b      	lsls	r3, r3, #21
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001026:	183b      	adds	r3, r7, r0
 8001028:	2201      	movs	r2, #1
 800102a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102c:	4b18      	ldr	r3, [pc, #96]	; (8001090 <HAL_RCC_OscConfig+0x338>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	4013      	ands	r3, r2
 8001036:	d11a      	bne.n	800106e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <HAL_RCC_OscConfig+0x338>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <HAL_RCC_OscConfig+0x338>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0049      	lsls	r1, r1, #1
 8001042:	430a      	orrs	r2, r1
 8001044:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001046:	f7ff fc1f 	bl	8000888 <HAL_GetTick>
 800104a:	0003      	movs	r3, r0
 800104c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001050:	f7ff fc1a 	bl	8000888 <HAL_GetTick>
 8001054:	0002      	movs	r2, r0
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b64      	cmp	r3, #100	; 0x64
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e185      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_RCC_OscConfig+0x338>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	2380      	movs	r3, #128	; 0x80
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	4013      	ands	r3, r2
 800106c:	d0f0      	beq.n	8001050 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d10e      	bne.n	8001094 <HAL_RCC_OscConfig+0x33c>
 8001076:	4b03      	ldr	r3, [pc, #12]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 8001078:	6a1a      	ldr	r2, [r3, #32]
 800107a:	4b02      	ldr	r3, [pc, #8]	; (8001084 <HAL_RCC_OscConfig+0x32c>)
 800107c:	2101      	movs	r1, #1
 800107e:	430a      	orrs	r2, r1
 8001080:	621a      	str	r2, [r3, #32]
 8001082:	e035      	b.n	80010f0 <HAL_RCC_OscConfig+0x398>
 8001084:	40021000 	.word	0x40021000
 8001088:	fffeffff 	.word	0xfffeffff
 800108c:	fffbffff 	.word	0xfffbffff
 8001090:	40007000 	.word	0x40007000
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d10c      	bne.n	80010b6 <HAL_RCC_OscConfig+0x35e>
 800109c:	4bb6      	ldr	r3, [pc, #728]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800109e:	6a1a      	ldr	r2, [r3, #32]
 80010a0:	4bb5      	ldr	r3, [pc, #724]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010a2:	2101      	movs	r1, #1
 80010a4:	438a      	bics	r2, r1
 80010a6:	621a      	str	r2, [r3, #32]
 80010a8:	4bb3      	ldr	r3, [pc, #716]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010aa:	6a1a      	ldr	r2, [r3, #32]
 80010ac:	4bb2      	ldr	r3, [pc, #712]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010ae:	2104      	movs	r1, #4
 80010b0:	438a      	bics	r2, r1
 80010b2:	621a      	str	r2, [r3, #32]
 80010b4:	e01c      	b.n	80010f0 <HAL_RCC_OscConfig+0x398>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	2b05      	cmp	r3, #5
 80010bc:	d10c      	bne.n	80010d8 <HAL_RCC_OscConfig+0x380>
 80010be:	4bae      	ldr	r3, [pc, #696]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010c0:	6a1a      	ldr	r2, [r3, #32]
 80010c2:	4bad      	ldr	r3, [pc, #692]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010c4:	2104      	movs	r1, #4
 80010c6:	430a      	orrs	r2, r1
 80010c8:	621a      	str	r2, [r3, #32]
 80010ca:	4bab      	ldr	r3, [pc, #684]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010cc:	6a1a      	ldr	r2, [r3, #32]
 80010ce:	4baa      	ldr	r3, [pc, #680]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010d0:	2101      	movs	r1, #1
 80010d2:	430a      	orrs	r2, r1
 80010d4:	621a      	str	r2, [r3, #32]
 80010d6:	e00b      	b.n	80010f0 <HAL_RCC_OscConfig+0x398>
 80010d8:	4ba7      	ldr	r3, [pc, #668]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010da:	6a1a      	ldr	r2, [r3, #32]
 80010dc:	4ba6      	ldr	r3, [pc, #664]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010de:	2101      	movs	r1, #1
 80010e0:	438a      	bics	r2, r1
 80010e2:	621a      	str	r2, [r3, #32]
 80010e4:	4ba4      	ldr	r3, [pc, #656]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010e6:	6a1a      	ldr	r2, [r3, #32]
 80010e8:	4ba3      	ldr	r3, [pc, #652]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80010ea:	2104      	movs	r1, #4
 80010ec:	438a      	bics	r2, r1
 80010ee:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d014      	beq.n	8001122 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f8:	f7ff fbc6 	bl	8000888 <HAL_GetTick>
 80010fc:	0003      	movs	r3, r0
 80010fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001100:	e009      	b.n	8001116 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001102:	f7ff fbc1 	bl	8000888 <HAL_GetTick>
 8001106:	0002      	movs	r2, r0
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	4a9b      	ldr	r2, [pc, #620]	; (800137c <HAL_RCC_OscConfig+0x624>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e12b      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001116:	4b98      	ldr	r3, [pc, #608]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	2202      	movs	r2, #2
 800111c:	4013      	ands	r3, r2
 800111e:	d0f0      	beq.n	8001102 <HAL_RCC_OscConfig+0x3aa>
 8001120:	e013      	b.n	800114a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001122:	f7ff fbb1 	bl	8000888 <HAL_GetTick>
 8001126:	0003      	movs	r3, r0
 8001128:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800112a:	e009      	b.n	8001140 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800112c:	f7ff fbac 	bl	8000888 <HAL_GetTick>
 8001130:	0002      	movs	r2, r0
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	4a91      	ldr	r2, [pc, #580]	; (800137c <HAL_RCC_OscConfig+0x624>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d901      	bls.n	8001140 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e116      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001140:	4b8d      	ldr	r3, [pc, #564]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	2202      	movs	r2, #2
 8001146:	4013      	ands	r3, r2
 8001148:	d1f0      	bne.n	800112c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800114a:	231f      	movs	r3, #31
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d105      	bne.n	8001160 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001154:	4b88      	ldr	r3, [pc, #544]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001156:	69da      	ldr	r2, [r3, #28]
 8001158:	4b87      	ldr	r3, [pc, #540]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800115a:	4989      	ldr	r1, [pc, #548]	; (8001380 <HAL_RCC_OscConfig+0x628>)
 800115c:	400a      	ands	r2, r1
 800115e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2210      	movs	r2, #16
 8001166:	4013      	ands	r3, r2
 8001168:	d063      	beq.n	8001232 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d12a      	bne.n	80011c8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001172:	4b81      	ldr	r3, [pc, #516]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001176:	4b80      	ldr	r3, [pc, #512]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001178:	2104      	movs	r1, #4
 800117a:	430a      	orrs	r2, r1
 800117c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800117e:	4b7e      	ldr	r3, [pc, #504]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001182:	4b7d      	ldr	r3, [pc, #500]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001184:	2101      	movs	r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118a:	f7ff fb7d 	bl	8000888 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001194:	f7ff fb78 	bl	8000888 <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e0e3      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011a6:	4b74      	ldr	r3, [pc, #464]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011aa:	2202      	movs	r2, #2
 80011ac:	4013      	ands	r3, r2
 80011ae:	d0f1      	beq.n	8001194 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011b0:	4b71      	ldr	r3, [pc, #452]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b4:	22f8      	movs	r2, #248	; 0xf8
 80011b6:	4393      	bics	r3, r2
 80011b8:	0019      	movs	r1, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	00da      	lsls	r2, r3, #3
 80011c0:	4b6d      	ldr	r3, [pc, #436]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011c2:	430a      	orrs	r2, r1
 80011c4:	635a      	str	r2, [r3, #52]	; 0x34
 80011c6:	e034      	b.n	8001232 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	3305      	adds	r3, #5
 80011ce:	d111      	bne.n	80011f4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011d0:	4b69      	ldr	r3, [pc, #420]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011d4:	4b68      	ldr	r3, [pc, #416]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011d6:	2104      	movs	r1, #4
 80011d8:	438a      	bics	r2, r1
 80011da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011dc:	4b66      	ldr	r3, [pc, #408]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e0:	22f8      	movs	r2, #248	; 0xf8
 80011e2:	4393      	bics	r3, r2
 80011e4:	0019      	movs	r1, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	00da      	lsls	r2, r3, #3
 80011ec:	4b62      	ldr	r3, [pc, #392]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011ee:	430a      	orrs	r2, r1
 80011f0:	635a      	str	r2, [r3, #52]	; 0x34
 80011f2:	e01e      	b.n	8001232 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011f4:	4b60      	ldr	r3, [pc, #384]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011f8:	4b5f      	ldr	r3, [pc, #380]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80011fa:	2104      	movs	r1, #4
 80011fc:	430a      	orrs	r2, r1
 80011fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001200:	4b5d      	ldr	r3, [pc, #372]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001202:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001204:	4b5c      	ldr	r3, [pc, #368]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001206:	2101      	movs	r1, #1
 8001208:	438a      	bics	r2, r1
 800120a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120c:	f7ff fb3c 	bl	8000888 <HAL_GetTick>
 8001210:	0003      	movs	r3, r0
 8001212:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001216:	f7ff fb37 	bl	8000888 <HAL_GetTick>
 800121a:	0002      	movs	r2, r0
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e0a2      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001228:	4b53      	ldr	r3, [pc, #332]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800122a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800122c:	2202      	movs	r2, #2
 800122e:	4013      	ands	r3, r2
 8001230:	d1f1      	bne.n	8001216 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d100      	bne.n	800123c <HAL_RCC_OscConfig+0x4e4>
 800123a:	e097      	b.n	800136c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800123c:	4b4e      	ldr	r3, [pc, #312]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	220c      	movs	r2, #12
 8001242:	4013      	ands	r3, r2
 8001244:	2b08      	cmp	r3, #8
 8001246:	d100      	bne.n	800124a <HAL_RCC_OscConfig+0x4f2>
 8001248:	e06b      	b.n	8001322 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	2b02      	cmp	r3, #2
 8001250:	d14c      	bne.n	80012ec <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001252:	4b49      	ldr	r3, [pc, #292]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4b48      	ldr	r3, [pc, #288]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001258:	494a      	ldr	r1, [pc, #296]	; (8001384 <HAL_RCC_OscConfig+0x62c>)
 800125a:	400a      	ands	r2, r1
 800125c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125e:	f7ff fb13 	bl	8000888 <HAL_GetTick>
 8001262:	0003      	movs	r3, r0
 8001264:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001268:	f7ff fb0e 	bl	8000888 <HAL_GetTick>
 800126c:	0002      	movs	r2, r0
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e079      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127a:	4b3f      	ldr	r3, [pc, #252]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	2380      	movs	r3, #128	; 0x80
 8001280:	049b      	lsls	r3, r3, #18
 8001282:	4013      	ands	r3, r2
 8001284:	d1f0      	bne.n	8001268 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001286:	4b3c      	ldr	r3, [pc, #240]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128a:	220f      	movs	r2, #15
 800128c:	4393      	bics	r3, r2
 800128e:	0019      	movs	r1, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001294:	4b38      	ldr	r3, [pc, #224]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001296:	430a      	orrs	r2, r1
 8001298:	62da      	str	r2, [r3, #44]	; 0x2c
 800129a:	4b37      	ldr	r3, [pc, #220]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	4a3a      	ldr	r2, [pc, #232]	; (8001388 <HAL_RCC_OscConfig+0x630>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	0019      	movs	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ac:	431a      	orrs	r2, r3
 80012ae:	4b32      	ldr	r3, [pc, #200]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012b0:	430a      	orrs	r2, r1
 80012b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012b4:	4b30      	ldr	r3, [pc, #192]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012ba:	2180      	movs	r1, #128	; 0x80
 80012bc:	0449      	lsls	r1, r1, #17
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fae1 	bl	8000888 <HAL_GetTick>
 80012c6:	0003      	movs	r3, r0
 80012c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012cc:	f7ff fadc 	bl	8000888 <HAL_GetTick>
 80012d0:	0002      	movs	r2, r0
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e047      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012de:	4b26      	ldr	r3, [pc, #152]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	049b      	lsls	r3, r3, #18
 80012e6:	4013      	ands	r3, r2
 80012e8:	d0f0      	beq.n	80012cc <HAL_RCC_OscConfig+0x574>
 80012ea:	e03f      	b.n	800136c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ec:	4b22      	ldr	r3, [pc, #136]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b21      	ldr	r3, [pc, #132]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 80012f2:	4924      	ldr	r1, [pc, #144]	; (8001384 <HAL_RCC_OscConfig+0x62c>)
 80012f4:	400a      	ands	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fac6 	bl	8000888 <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001300:	e008      	b.n	8001314 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001302:	f7ff fac1 	bl	8000888 <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d901      	bls.n	8001314 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e02c      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001314:	4b18      	ldr	r3, [pc, #96]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	2380      	movs	r3, #128	; 0x80
 800131a:	049b      	lsls	r3, r3, #18
 800131c:	4013      	ands	r3, r2
 800131e:	d1f0      	bne.n	8001302 <HAL_RCC_OscConfig+0x5aa>
 8001320:	e024      	b.n	800136c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d101      	bne.n	800132e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e01f      	b.n	800136e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001334:	4b10      	ldr	r3, [pc, #64]	; (8001378 <HAL_RCC_OscConfig+0x620>)
 8001336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001338:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800133a:	697a      	ldr	r2, [r7, #20]
 800133c:	2380      	movs	r3, #128	; 0x80
 800133e:	025b      	lsls	r3, r3, #9
 8001340:	401a      	ands	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001346:	429a      	cmp	r2, r3
 8001348:	d10e      	bne.n	8001368 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	220f      	movs	r2, #15
 800134e:	401a      	ands	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001354:	429a      	cmp	r2, r3
 8001356:	d107      	bne.n	8001368 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	23f0      	movs	r3, #240	; 0xf0
 800135c:	039b      	lsls	r3, r3, #14
 800135e:	401a      	ands	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001364:	429a      	cmp	r2, r3
 8001366:	d001      	beq.n	800136c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e000      	b.n	800136e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	0018      	movs	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	b008      	add	sp, #32
 8001374:	bd80      	pop	{r7, pc}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	40021000 	.word	0x40021000
 800137c:	00001388 	.word	0x00001388
 8001380:	efffffff 	.word	0xefffffff
 8001384:	feffffff 	.word	0xfeffffff
 8001388:	ffc2ffff 	.word	0xffc2ffff

0800138c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e0b3      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013a0:	4b5b      	ldr	r3, [pc, #364]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2201      	movs	r2, #1
 80013a6:	4013      	ands	r3, r2
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d911      	bls.n	80013d2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ae:	4b58      	ldr	r3, [pc, #352]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2201      	movs	r2, #1
 80013b4:	4393      	bics	r3, r2
 80013b6:	0019      	movs	r1, r3
 80013b8:	4b55      	ldr	r3, [pc, #340]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	430a      	orrs	r2, r1
 80013be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c0:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2201      	movs	r2, #1
 80013c6:	4013      	ands	r3, r2
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e09a      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2202      	movs	r2, #2
 80013d8:	4013      	ands	r3, r2
 80013da:	d015      	beq.n	8001408 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2204      	movs	r2, #4
 80013e2:	4013      	ands	r3, r2
 80013e4:	d006      	beq.n	80013f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013e6:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	4b4a      	ldr	r3, [pc, #296]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80013ec:	21e0      	movs	r1, #224	; 0xe0
 80013ee:	00c9      	lsls	r1, r1, #3
 80013f0:	430a      	orrs	r2, r1
 80013f2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f4:	4b47      	ldr	r3, [pc, #284]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	22f0      	movs	r2, #240	; 0xf0
 80013fa:	4393      	bics	r3, r2
 80013fc:	0019      	movs	r1, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689a      	ldr	r2, [r3, #8]
 8001402:	4b44      	ldr	r3, [pc, #272]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001404:	430a      	orrs	r2, r1
 8001406:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2201      	movs	r2, #1
 800140e:	4013      	ands	r3, r2
 8001410:	d040      	beq.n	8001494 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d107      	bne.n	800142a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	4b3e      	ldr	r3, [pc, #248]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	029b      	lsls	r3, r3, #10
 8001422:	4013      	ands	r3, r2
 8001424:	d114      	bne.n	8001450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e06e      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d107      	bne.n	8001442 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001432:	4b38      	ldr	r3, [pc, #224]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	049b      	lsls	r3, r3, #18
 800143a:	4013      	ands	r3, r2
 800143c:	d108      	bne.n	8001450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e062      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001442:	4b34      	ldr	r3, [pc, #208]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2202      	movs	r2, #2
 8001448:	4013      	ands	r3, r2
 800144a:	d101      	bne.n	8001450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e05b      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001450:	4b30      	ldr	r3, [pc, #192]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	2203      	movs	r2, #3
 8001456:	4393      	bics	r3, r2
 8001458:	0019      	movs	r1, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685a      	ldr	r2, [r3, #4]
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001460:	430a      	orrs	r2, r1
 8001462:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001464:	f7ff fa10 	bl	8000888 <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800146c:	e009      	b.n	8001482 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800146e:	f7ff fa0b 	bl	8000888 <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	4a27      	ldr	r2, [pc, #156]	; (8001518 <HAL_RCC_ClockConfig+0x18c>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e042      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	220c      	movs	r2, #12
 8001488:	401a      	ands	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	429a      	cmp	r2, r3
 8001492:	d1ec      	bne.n	800146e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001494:	4b1e      	ldr	r3, [pc, #120]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2201      	movs	r2, #1
 800149a:	4013      	ands	r3, r2
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d211      	bcs.n	80014c6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a2:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2201      	movs	r2, #1
 80014a8:	4393      	bics	r3, r2
 80014aa:	0019      	movs	r1, r3
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b4:	4b16      	ldr	r3, [pc, #88]	; (8001510 <HAL_RCC_ClockConfig+0x184>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2201      	movs	r2, #1
 80014ba:	4013      	ands	r3, r2
 80014bc:	683a      	ldr	r2, [r7, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d001      	beq.n	80014c6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e020      	b.n	8001508 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2204      	movs	r2, #4
 80014cc:	4013      	ands	r3, r2
 80014ce:	d009      	beq.n	80014e4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014d0:	4b10      	ldr	r3, [pc, #64]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4a11      	ldr	r2, [pc, #68]	; (800151c <HAL_RCC_ClockConfig+0x190>)
 80014d6:	4013      	ands	r3, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80014e0:	430a      	orrs	r2, r1
 80014e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014e4:	f000 f820 	bl	8001528 <HAL_RCC_GetSysClockFreq>
 80014e8:	0001      	movs	r1, r0
 80014ea:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <HAL_RCC_ClockConfig+0x188>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	091b      	lsrs	r3, r3, #4
 80014f0:	220f      	movs	r2, #15
 80014f2:	4013      	ands	r3, r2
 80014f4:	4a0a      	ldr	r2, [pc, #40]	; (8001520 <HAL_RCC_ClockConfig+0x194>)
 80014f6:	5cd3      	ldrb	r3, [r2, r3]
 80014f8:	000a      	movs	r2, r1
 80014fa:	40da      	lsrs	r2, r3
 80014fc:	4b09      	ldr	r3, [pc, #36]	; (8001524 <HAL_RCC_ClockConfig+0x198>)
 80014fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001500:	2000      	movs	r0, #0
 8001502:	f7ff f97b 	bl	80007fc <HAL_InitTick>
  
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	0018      	movs	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	b004      	add	sp, #16
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40022000 	.word	0x40022000
 8001514:	40021000 	.word	0x40021000
 8001518:	00001388 	.word	0x00001388
 800151c:	fffff8ff 	.word	0xfffff8ff
 8001520:	08002db8 	.word	0x08002db8
 8001524:	20000000 	.word	0x20000000

08001528 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b08f      	sub	sp, #60	; 0x3c
 800152c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800152e:	2314      	movs	r3, #20
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	4a2b      	ldr	r2, [pc, #172]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001534:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001536:	c313      	stmia	r3!, {r0, r1, r4}
 8001538:	6812      	ldr	r2, [r2, #0]
 800153a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	4a29      	ldr	r2, [pc, #164]	; (80015e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001540:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001542:	c313      	stmia	r3!, {r0, r1, r4}
 8001544:	6812      	ldr	r2, [r2, #0]
 8001546:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800154c:	2300      	movs	r3, #0
 800154e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001550:	2300      	movs	r3, #0
 8001552:	637b      	str	r3, [r7, #52]	; 0x34
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001558:	2300      	movs	r3, #0
 800155a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800155c:	4b22      	ldr	r3, [pc, #136]	; (80015e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001564:	220c      	movs	r2, #12
 8001566:	4013      	ands	r3, r2
 8001568:	2b04      	cmp	r3, #4
 800156a:	d002      	beq.n	8001572 <HAL_RCC_GetSysClockFreq+0x4a>
 800156c:	2b08      	cmp	r3, #8
 800156e:	d003      	beq.n	8001578 <HAL_RCC_GetSysClockFreq+0x50>
 8001570:	e02d      	b.n	80015ce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001572:	4b1e      	ldr	r3, [pc, #120]	; (80015ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8001574:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001576:	e02d      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800157a:	0c9b      	lsrs	r3, r3, #18
 800157c:	220f      	movs	r2, #15
 800157e:	4013      	ands	r3, r2
 8001580:	2214      	movs	r2, #20
 8001582:	18ba      	adds	r2, r7, r2
 8001584:	5cd3      	ldrb	r3, [r2, r3]
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001588:	4b17      	ldr	r3, [pc, #92]	; (80015e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800158a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158c:	220f      	movs	r2, #15
 800158e:	4013      	ands	r3, r2
 8001590:	1d3a      	adds	r2, r7, #4
 8001592:	5cd3      	ldrb	r3, [r2, r3]
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001596:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001598:	2380      	movs	r3, #128	; 0x80
 800159a:	025b      	lsls	r3, r3, #9
 800159c:	4013      	ands	r3, r2
 800159e:	d009      	beq.n	80015b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015a2:	4812      	ldr	r0, [pc, #72]	; (80015ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80015a4:	f7fe fdba 	bl	800011c <__udivsi3>
 80015a8:	0003      	movs	r3, r0
 80015aa:	001a      	movs	r2, r3
 80015ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ae:	4353      	muls	r3, r2
 80015b0:	637b      	str	r3, [r7, #52]	; 0x34
 80015b2:	e009      	b.n	80015c8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80015b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015b6:	000a      	movs	r2, r1
 80015b8:	0152      	lsls	r2, r2, #5
 80015ba:	1a52      	subs	r2, r2, r1
 80015bc:	0193      	lsls	r3, r2, #6
 80015be:	1a9b      	subs	r3, r3, r2
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	185b      	adds	r3, r3, r1
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80015c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015cc:	e002      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015ce:	4b07      	ldr	r3, [pc, #28]	; (80015ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80015d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80015d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80015d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b00f      	add	sp, #60	; 0x3c
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	46c0      	nop			; (mov r8, r8)
 80015e0:	08002d98 	.word	0x08002d98
 80015e4:	08002da8 	.word	0x08002da8
 80015e8:	40021000 	.word	0x40021000
 80015ec:	007a1200 	.word	0x007a1200

080015f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015f4:	4b02      	ldr	r3, [pc, #8]	; (8001600 <HAL_RCC_GetHCLKFreq+0x10>)
 80015f6:	681b      	ldr	r3, [r3, #0]
}
 80015f8:	0018      	movs	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	20000000 	.word	0x20000000

08001604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001608:	f7ff fff2 	bl	80015f0 <HAL_RCC_GetHCLKFreq>
 800160c:	0001      	movs	r1, r0
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	0a1b      	lsrs	r3, r3, #8
 8001614:	2207      	movs	r2, #7
 8001616:	4013      	ands	r3, r2
 8001618:	4a04      	ldr	r2, [pc, #16]	; (800162c <HAL_RCC_GetPCLK1Freq+0x28>)
 800161a:	5cd3      	ldrb	r3, [r2, r3]
 800161c:	40d9      	lsrs	r1, r3
 800161e:	000b      	movs	r3, r1
}    
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	40021000 	.word	0x40021000
 800162c:	08002dc8 	.word	0x08002dc8

08001630 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	025b      	lsls	r3, r3, #9
 8001648:	4013      	ands	r3, r2
 800164a:	d100      	bne.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800164c:	e08e      	b.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800164e:	2017      	movs	r0, #23
 8001650:	183b      	adds	r3, r7, r0
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001656:	4b57      	ldr	r3, [pc, #348]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001658:	69da      	ldr	r2, [r3, #28]
 800165a:	2380      	movs	r3, #128	; 0x80
 800165c:	055b      	lsls	r3, r3, #21
 800165e:	4013      	ands	r3, r2
 8001660:	d110      	bne.n	8001684 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001662:	4b54      	ldr	r3, [pc, #336]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001664:	69da      	ldr	r2, [r3, #28]
 8001666:	4b53      	ldr	r3, [pc, #332]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001668:	2180      	movs	r1, #128	; 0x80
 800166a:	0549      	lsls	r1, r1, #21
 800166c:	430a      	orrs	r2, r1
 800166e:	61da      	str	r2, [r3, #28]
 8001670:	4b50      	ldr	r3, [pc, #320]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001672:	69da      	ldr	r2, [r3, #28]
 8001674:	2380      	movs	r3, #128	; 0x80
 8001676:	055b      	lsls	r3, r3, #21
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800167e:	183b      	adds	r3, r7, r0
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	4b4c      	ldr	r3, [pc, #304]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4013      	ands	r3, r2
 800168e:	d11a      	bne.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001690:	4b49      	ldr	r3, [pc, #292]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b48      	ldr	r3, [pc, #288]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	0049      	lsls	r1, r1, #1
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169e:	f7ff f8f3 	bl	8000888 <HAL_GetTick>
 80016a2:	0003      	movs	r3, r0
 80016a4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a6:	e008      	b.n	80016ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a8:	f7ff f8ee 	bl	8000888 <HAL_GetTick>
 80016ac:	0002      	movs	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b64      	cmp	r3, #100	; 0x64
 80016b4:	d901      	bls.n	80016ba <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e077      	b.n	80017aa <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ba:	4b3f      	ldr	r3, [pc, #252]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016c6:	4b3b      	ldr	r3, [pc, #236]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016c8:	6a1a      	ldr	r2, [r3, #32]
 80016ca:	23c0      	movs	r3, #192	; 0xc0
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4013      	ands	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d034      	beq.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	23c0      	movs	r3, #192	; 0xc0
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4013      	ands	r3, r2
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d02c      	beq.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016e8:	4b32      	ldr	r3, [pc, #200]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016ea:	6a1b      	ldr	r3, [r3, #32]
 80016ec:	4a33      	ldr	r2, [pc, #204]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80016f2:	4b30      	ldr	r3, [pc, #192]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016f4:	6a1a      	ldr	r2, [r3, #32]
 80016f6:	4b2f      	ldr	r3, [pc, #188]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	0249      	lsls	r1, r1, #9
 80016fc:	430a      	orrs	r2, r1
 80016fe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001700:	4b2c      	ldr	r3, [pc, #176]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001702:	6a1a      	ldr	r2, [r3, #32]
 8001704:	4b2b      	ldr	r3, [pc, #172]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001706:	492e      	ldr	r1, [pc, #184]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001708:	400a      	ands	r2, r1
 800170a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800170c:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2201      	movs	r2, #1
 8001716:	4013      	ands	r3, r2
 8001718:	d013      	beq.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171a:	f7ff f8b5 	bl	8000888 <HAL_GetTick>
 800171e:	0003      	movs	r3, r0
 8001720:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001722:	e009      	b.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001724:	f7ff f8b0 	bl	8000888 <HAL_GetTick>
 8001728:	0002      	movs	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	4a25      	ldr	r2, [pc, #148]	; (80017c4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e038      	b.n	80017aa <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001738:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	2202      	movs	r2, #2
 800173e:	4013      	ands	r3, r2
 8001740:	d0f0      	beq.n	8001724 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001742:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	4a1d      	ldr	r2, [pc, #116]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001748:	4013      	ands	r3, r2
 800174a:	0019      	movs	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001752:	430a      	orrs	r2, r1
 8001754:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001756:	2317      	movs	r3, #23
 8001758:	18fb      	adds	r3, r7, r3
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d105      	bne.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001760:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001762:	69da      	ldr	r2, [r3, #28]
 8001764:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001766:	4918      	ldr	r1, [pc, #96]	; (80017c8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001768:	400a      	ands	r2, r1
 800176a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4013      	ands	r3, r2
 8001774:	d009      	beq.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	2203      	movs	r2, #3
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001786:	430a      	orrs	r2, r1
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2220      	movs	r2, #32
 8001790:	4013      	ands	r3, r2
 8001792:	d009      	beq.n	80017a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001798:	2210      	movs	r2, #16
 800179a:	4393      	bics	r3, r2
 800179c:	0019      	movs	r1, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017a4:	430a      	orrs	r2, r1
 80017a6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b006      	add	sp, #24
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40007000 	.word	0x40007000
 80017bc:	fffffcff 	.word	0xfffffcff
 80017c0:	fffeffff 	.word	0xfffeffff
 80017c4:	00001388 	.word	0x00001388
 80017c8:	efffffff 	.word	0xefffffff

080017cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e042      	b.n	8001864 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	223d      	movs	r2, #61	; 0x3d
 80017e2:	5c9b      	ldrb	r3, [r3, r2]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d107      	bne.n	80017fa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	223c      	movs	r2, #60	; 0x3c
 80017ee:	2100      	movs	r1, #0
 80017f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	0018      	movs	r0, r3
 80017f6:	f7fe feef 	bl	80005d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	223d      	movs	r2, #61	; 0x3d
 80017fe:	2102      	movs	r1, #2
 8001800:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	3304      	adds	r3, #4
 800180a:	0019      	movs	r1, r3
 800180c:	0010      	movs	r0, r2
 800180e:	f000 f93b 	bl	8001a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2246      	movs	r2, #70	; 0x46
 8001816:	2101      	movs	r1, #1
 8001818:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	223e      	movs	r2, #62	; 0x3e
 800181e:	2101      	movs	r1, #1
 8001820:	5499      	strb	r1, [r3, r2]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	223f      	movs	r2, #63	; 0x3f
 8001826:	2101      	movs	r1, #1
 8001828:	5499      	strb	r1, [r3, r2]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2240      	movs	r2, #64	; 0x40
 800182e:	2101      	movs	r1, #1
 8001830:	5499      	strb	r1, [r3, r2]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2241      	movs	r2, #65	; 0x41
 8001836:	2101      	movs	r1, #1
 8001838:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2242      	movs	r2, #66	; 0x42
 800183e:	2101      	movs	r1, #1
 8001840:	5499      	strb	r1, [r3, r2]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2243      	movs	r2, #67	; 0x43
 8001846:	2101      	movs	r1, #1
 8001848:	5499      	strb	r1, [r3, r2]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2244      	movs	r2, #68	; 0x44
 800184e:	2101      	movs	r1, #1
 8001850:	5499      	strb	r1, [r3, r2]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2245      	movs	r2, #69	; 0x45
 8001856:	2101      	movs	r1, #1
 8001858:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	223d      	movs	r2, #61	; 0x3d
 800185e:	2101      	movs	r1, #1
 8001860:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	0018      	movs	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	b002      	add	sp, #8
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	223d      	movs	r2, #61	; 0x3d
 8001878:	5c9b      	ldrb	r3, [r3, r2]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b01      	cmp	r3, #1
 800187e:	d001      	beq.n	8001884 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e02e      	b.n	80018e2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	223d      	movs	r2, #61	; 0x3d
 8001888:	2102      	movs	r1, #2
 800188a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a16      	ldr	r2, [pc, #88]	; (80018ec <HAL_TIM_Base_Start+0x80>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00a      	beq.n	80018ac <HAL_TIM_Base_Start+0x40>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	05db      	lsls	r3, r3, #23
 800189e:	429a      	cmp	r2, r3
 80018a0:	d004      	beq.n	80018ac <HAL_TIM_Base_Start+0x40>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <HAL_TIM_Base_Start+0x84>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d111      	bne.n	80018d0 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	2207      	movs	r2, #7
 80018b4:	4013      	ands	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d010      	beq.n	80018e0 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2101      	movs	r1, #1
 80018ca:	430a      	orrs	r2, r1
 80018cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018ce:	e007      	b.n	80018e0 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2101      	movs	r1, #1
 80018dc:	430a      	orrs	r2, r1
 80018de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	0018      	movs	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	b004      	add	sp, #16
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	46c0      	nop			; (mov r8, r8)
 80018ec:	40012c00 	.word	0x40012c00
 80018f0:	40000400 	.word	0x40000400

080018f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	223c      	movs	r2, #60	; 0x3c
 8001902:	5c9b      	ldrb	r3, [r3, r2]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d101      	bne.n	800190c <HAL_TIM_ConfigClockSource+0x18>
 8001908:	2302      	movs	r3, #2
 800190a:	e0b7      	b.n	8001a7c <HAL_TIM_ConfigClockSource+0x188>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	223c      	movs	r2, #60	; 0x3c
 8001910:	2101      	movs	r1, #1
 8001912:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	223d      	movs	r2, #61	; 0x3d
 8001918:	2102      	movs	r1, #2
 800191a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2277      	movs	r2, #119	; 0x77
 8001928:	4393      	bics	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4a55      	ldr	r2, [pc, #340]	; (8001a84 <HAL_TIM_ConfigClockSource+0x190>)
 8001930:	4013      	ands	r3, r2
 8001932:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2280      	movs	r2, #128	; 0x80
 8001942:	0192      	lsls	r2, r2, #6
 8001944:	4293      	cmp	r3, r2
 8001946:	d040      	beq.n	80019ca <HAL_TIM_ConfigClockSource+0xd6>
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	0192      	lsls	r2, r2, #6
 800194c:	4293      	cmp	r3, r2
 800194e:	d900      	bls.n	8001952 <HAL_TIM_ConfigClockSource+0x5e>
 8001950:	e088      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 8001952:	2280      	movs	r2, #128	; 0x80
 8001954:	0152      	lsls	r2, r2, #5
 8001956:	4293      	cmp	r3, r2
 8001958:	d100      	bne.n	800195c <HAL_TIM_ConfigClockSource+0x68>
 800195a:	e085      	b.n	8001a68 <HAL_TIM_ConfigClockSource+0x174>
 800195c:	2280      	movs	r2, #128	; 0x80
 800195e:	0152      	lsls	r2, r2, #5
 8001960:	4293      	cmp	r3, r2
 8001962:	d900      	bls.n	8001966 <HAL_TIM_ConfigClockSource+0x72>
 8001964:	e07e      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 8001966:	2b70      	cmp	r3, #112	; 0x70
 8001968:	d018      	beq.n	800199c <HAL_TIM_ConfigClockSource+0xa8>
 800196a:	d900      	bls.n	800196e <HAL_TIM_ConfigClockSource+0x7a>
 800196c:	e07a      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 800196e:	2b60      	cmp	r3, #96	; 0x60
 8001970:	d04f      	beq.n	8001a12 <HAL_TIM_ConfigClockSource+0x11e>
 8001972:	d900      	bls.n	8001976 <HAL_TIM_ConfigClockSource+0x82>
 8001974:	e076      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 8001976:	2b50      	cmp	r3, #80	; 0x50
 8001978:	d03b      	beq.n	80019f2 <HAL_TIM_ConfigClockSource+0xfe>
 800197a:	d900      	bls.n	800197e <HAL_TIM_ConfigClockSource+0x8a>
 800197c:	e072      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 800197e:	2b40      	cmp	r3, #64	; 0x40
 8001980:	d057      	beq.n	8001a32 <HAL_TIM_ConfigClockSource+0x13e>
 8001982:	d900      	bls.n	8001986 <HAL_TIM_ConfigClockSource+0x92>
 8001984:	e06e      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 8001986:	2b30      	cmp	r3, #48	; 0x30
 8001988:	d063      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0x15e>
 800198a:	d86b      	bhi.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 800198c:	2b20      	cmp	r3, #32
 800198e:	d060      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0x15e>
 8001990:	d868      	bhi.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
 8001992:	2b00      	cmp	r3, #0
 8001994:	d05d      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0x15e>
 8001996:	2b10      	cmp	r3, #16
 8001998:	d05b      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800199a:	e063      	b.n	8001a64 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6818      	ldr	r0, [r3, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	6899      	ldr	r1, [r3, #8]
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	f000 f95c 	bl	8001c68 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2277      	movs	r2, #119	; 0x77
 80019bc:	4313      	orrs	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	68fa      	ldr	r2, [r7, #12]
 80019c6:	609a      	str	r2, [r3, #8]
      break;
 80019c8:	e04f      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	6899      	ldr	r1, [r3, #8]
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f000 f945 	bl	8001c68 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	01c9      	lsls	r1, r1, #7
 80019ec:	430a      	orrs	r2, r1
 80019ee:	609a      	str	r2, [r3, #8]
      break;
 80019f0:	e03b      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6818      	ldr	r0, [r3, #0]
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	6859      	ldr	r1, [r3, #4]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	001a      	movs	r2, r3
 8001a00:	f000 f8b8 	bl	8001b74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2150      	movs	r1, #80	; 0x50
 8001a0a:	0018      	movs	r0, r3
 8001a0c:	f000 f912 	bl	8001c34 <TIM_ITRx_SetConfig>
      break;
 8001a10:	e02b      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	6859      	ldr	r1, [r3, #4]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	001a      	movs	r2, r3
 8001a20:	f000 f8d6 	bl	8001bd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2160      	movs	r1, #96	; 0x60
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f000 f902 	bl	8001c34 <TIM_ITRx_SetConfig>
      break;
 8001a30:	e01b      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	6859      	ldr	r1, [r3, #4]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	001a      	movs	r2, r3
 8001a40:	f000 f898 	bl	8001b74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2140      	movs	r1, #64	; 0x40
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f000 f8f2 	bl	8001c34 <TIM_ITRx_SetConfig>
      break;
 8001a50:	e00b      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	0019      	movs	r1, r3
 8001a5c:	0010      	movs	r0, r2
 8001a5e:	f000 f8e9 	bl	8001c34 <TIM_ITRx_SetConfig>
        break;
 8001a62:	e002      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	e000      	b.n	8001a6a <HAL_TIM_ConfigClockSource+0x176>
      break;
 8001a68:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	223d      	movs	r2, #61	; 0x3d
 8001a6e:	2101      	movs	r1, #1
 8001a70:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	223c      	movs	r2, #60	; 0x3c
 8001a76:	2100      	movs	r1, #0
 8001a78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b004      	add	sp, #16
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	ffff00ff 	.word	0xffff00ff

08001a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a30      	ldr	r2, [pc, #192]	; (8001b5c <TIM_Base_SetConfig+0xd4>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d008      	beq.n	8001ab2 <TIM_Base_SetConfig+0x2a>
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	2380      	movs	r3, #128	; 0x80
 8001aa4:	05db      	lsls	r3, r3, #23
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d003      	beq.n	8001ab2 <TIM_Base_SetConfig+0x2a>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a2c      	ldr	r2, [pc, #176]	; (8001b60 <TIM_Base_SetConfig+0xd8>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d108      	bne.n	8001ac4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2270      	movs	r2, #112	; 0x70
 8001ab6:	4393      	bics	r3, r2
 8001ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a25      	ldr	r2, [pc, #148]	; (8001b5c <TIM_Base_SetConfig+0xd4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d014      	beq.n	8001af6 <TIM_Base_SetConfig+0x6e>
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	2380      	movs	r3, #128	; 0x80
 8001ad0:	05db      	lsls	r3, r3, #23
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d00f      	beq.n	8001af6 <TIM_Base_SetConfig+0x6e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a21      	ldr	r2, [pc, #132]	; (8001b60 <TIM_Base_SetConfig+0xd8>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d00b      	beq.n	8001af6 <TIM_Base_SetConfig+0x6e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a20      	ldr	r2, [pc, #128]	; (8001b64 <TIM_Base_SetConfig+0xdc>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d007      	beq.n	8001af6 <TIM_Base_SetConfig+0x6e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a1f      	ldr	r2, [pc, #124]	; (8001b68 <TIM_Base_SetConfig+0xe0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d003      	beq.n	8001af6 <TIM_Base_SetConfig+0x6e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a1e      	ldr	r2, [pc, #120]	; (8001b6c <TIM_Base_SetConfig+0xe4>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d108      	bne.n	8001b08 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4a1d      	ldr	r2, [pc, #116]	; (8001b70 <TIM_Base_SetConfig+0xe8>)
 8001afa:	4013      	ands	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2280      	movs	r2, #128	; 0x80
 8001b0c:	4393      	bics	r3, r2
 8001b0e:	001a      	movs	r2, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <TIM_Base_SetConfig+0xd4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d007      	beq.n	8001b46 <TIM_Base_SetConfig+0xbe>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <TIM_Base_SetConfig+0xe0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d003      	beq.n	8001b46 <TIM_Base_SetConfig+0xbe>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a0a      	ldr	r2, [pc, #40]	; (8001b6c <TIM_Base_SetConfig+0xe4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d103      	bne.n	8001b4e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	615a      	str	r2, [r3, #20]
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b004      	add	sp, #16
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40012c00 	.word	0x40012c00
 8001b60:	40000400 	.word	0x40000400
 8001b64:	40002000 	.word	0x40002000
 8001b68:	40014400 	.word	0x40014400
 8001b6c:	40014800 	.word	0x40014800
 8001b70:	fffffcff 	.word	0xfffffcff

08001b74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4393      	bics	r3, r2
 8001b8e:	001a      	movs	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	22f0      	movs	r2, #240	; 0xf0
 8001b9e:	4393      	bics	r3, r2
 8001ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	220a      	movs	r2, #10
 8001bb0:	4393      	bics	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	621a      	str	r2, [r3, #32]
}
 8001bc8:	46c0      	nop			; (mov r8, r8)
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b006      	add	sp, #24
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a1b      	ldr	r3, [r3, #32]
 8001be0:	2210      	movs	r2, #16
 8001be2:	4393      	bics	r3, r2
 8001be4:	001a      	movs	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	4a0d      	ldr	r2, [pc, #52]	; (8001c30 <TIM_TI2_ConfigInputStage+0x60>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	031b      	lsls	r3, r3, #12
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	22a0      	movs	r2, #160	; 0xa0
 8001c0c:	4393      	bics	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	011b      	lsls	r3, r3, #4
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	621a      	str	r2, [r3, #32]
}
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b006      	add	sp, #24
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	ffff0fff 	.word	0xffff0fff

08001c34 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2270      	movs	r2, #112	; 0x70
 8001c48:	4393      	bics	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	2207      	movs	r2, #7
 8001c54:	4313      	orrs	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	609a      	str	r2, [r3, #8]
}
 8001c5e:	46c0      	nop			; (mov r8, r8)
 8001c60:	46bd      	mov	sp, r7
 8001c62:	b004      	add	sp, #16
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	4a09      	ldr	r2, [pc, #36]	; (8001ca4 <TIM_ETR_SetConfig+0x3c>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	021a      	lsls	r2, r3, #8
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	609a      	str	r2, [r3, #8]
}
 8001c9c:	46c0      	nop			; (mov r8, r8)
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b006      	add	sp, #24
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	ffff00ff 	.word	0xffff00ff

08001ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	223c      	movs	r2, #60	; 0x3c
 8001cb6:	5c9b      	ldrb	r3, [r3, r2]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e042      	b.n	8001d46 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	223c      	movs	r2, #60	; 0x3c
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	223d      	movs	r2, #61	; 0x3d
 8001ccc:	2102      	movs	r1, #2
 8001cce:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2270      	movs	r2, #112	; 0x70
 8001ce4:	4393      	bics	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d00a      	beq.n	8001d1a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2380      	movs	r3, #128	; 0x80
 8001d0a:	05db      	lsls	r3, r3, #23
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d004      	beq.n	8001d1a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a0f      	ldr	r2, [pc, #60]	; (8001d54 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d10c      	bne.n	8001d34 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	2280      	movs	r2, #128	; 0x80
 8001d1e:	4393      	bics	r3, r2
 8001d20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68ba      	ldr	r2, [r7, #8]
 8001d32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	223d      	movs	r2, #61	; 0x3d
 8001d38:	2101      	movs	r1, #1
 8001d3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	223c      	movs	r2, #60	; 0x3c
 8001d40:	2100      	movs	r1, #0
 8001d42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	0018      	movs	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	b004      	add	sp, #16
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	46c0      	nop			; (mov r8, r8)
 8001d50:	40012c00 	.word	0x40012c00
 8001d54:	40000400 	.word	0x40000400

08001d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e044      	b.n	8001df4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d107      	bne.n	8001d82 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2274      	movs	r2, #116	; 0x74
 8001d76:	2100      	movs	r1, #0
 8001d78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7fe fc5d 	bl	800063c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2224      	movs	r2, #36	; 0x24
 8001d86:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2101      	movs	r1, #1
 8001d94:	438a      	bics	r2, r1
 8001d96:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	0018      	movs	r0, r3
 8001d9c:	f000 f8da 	bl	8001f54 <UART_SetConfig>
 8001da0:	0003      	movs	r3, r0
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d101      	bne.n	8001daa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e024      	b.n	8001df4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f000 f9f7 	bl	80021a8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	490d      	ldr	r1, [pc, #52]	; (8001dfc <HAL_UART_Init+0xa4>)
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	212a      	movs	r1, #42	; 0x2a
 8001dd6:	438a      	bics	r2, r1
 8001dd8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2101      	movs	r1, #1
 8001de6:	430a      	orrs	r2, r1
 8001de8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	0018      	movs	r0, r3
 8001dee:	f000 fa8f 	bl	8002310 <UART_CheckIdleState>
 8001df2:	0003      	movs	r3, r0
}
 8001df4:	0018      	movs	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	b002      	add	sp, #8
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	ffffb7ff 	.word	0xffffb7ff

08001e00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	; 0x28
 8001e04:	af02      	add	r7, sp, #8
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	603b      	str	r3, [r7, #0]
 8001e0c:	1dbb      	adds	r3, r7, #6
 8001e0e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001e14:	2b20      	cmp	r3, #32
 8001e16:	d000      	beq.n	8001e1a <HAL_UART_Transmit+0x1a>
 8001e18:	e096      	b.n	8001f48 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_UART_Transmit+0x28>
 8001e20:	1dbb      	adds	r3, r7, #6
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e08e      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	015b      	lsls	r3, r3, #5
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d109      	bne.n	8001e4c <HAL_UART_Transmit+0x4c>
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d105      	bne.n	8001e4c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2201      	movs	r2, #1
 8001e44:	4013      	ands	r3, r2
 8001e46:	d001      	beq.n	8001e4c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e07e      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2274      	movs	r2, #116	; 0x74
 8001e50:	5c9b      	ldrb	r3, [r3, r2]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d101      	bne.n	8001e5a <HAL_UART_Transmit+0x5a>
 8001e56:	2302      	movs	r3, #2
 8001e58:	e077      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2274      	movs	r2, #116	; 0x74
 8001e5e:	2101      	movs	r1, #1
 8001e60:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2280      	movs	r2, #128	; 0x80
 8001e66:	2100      	movs	r1, #0
 8001e68:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2221      	movs	r2, #33	; 0x21
 8001e6e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e70:	f7fe fd0a 	bl	8000888 <HAL_GetTick>
 8001e74:	0003      	movs	r3, r0
 8001e76:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	1dba      	adds	r2, r7, #6
 8001e7c:	2150      	movs	r1, #80	; 0x50
 8001e7e:	8812      	ldrh	r2, [r2, #0]
 8001e80:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1dba      	adds	r2, r7, #6
 8001e86:	2152      	movs	r1, #82	; 0x52
 8001e88:	8812      	ldrh	r2, [r2, #0]
 8001e8a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	015b      	lsls	r3, r3, #5
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d108      	bne.n	8001eaa <HAL_UART_Transmit+0xaa>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d104      	bne.n	8001eaa <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	61bb      	str	r3, [r7, #24]
 8001ea8:	e003      	b.n	8001eb2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2274      	movs	r2, #116	; 0x74
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001eba:	e02d      	b.n	8001f18 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	0013      	movs	r3, r2
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2180      	movs	r1, #128	; 0x80
 8001eca:	f000 fa69 	bl	80023a0 <UART_WaitOnFlagUntilTimeout>
 8001ece:	1e03      	subs	r3, r0, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e039      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d10b      	bne.n	8001ef4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	881a      	ldrh	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	05d2      	lsls	r2, r2, #23
 8001ee6:	0dd2      	lsrs	r2, r2, #23
 8001ee8:	b292      	uxth	r2, r2
 8001eea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	3302      	adds	r3, #2
 8001ef0:	61bb      	str	r3, [r7, #24]
 8001ef2:	e008      	b.n	8001f06 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	781a      	ldrb	r2, [r3, #0]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	b292      	uxth	r2, r2
 8001efe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	3301      	adds	r3, #1
 8001f04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2252      	movs	r2, #82	; 0x52
 8001f0a:	5a9b      	ldrh	r3, [r3, r2]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	b299      	uxth	r1, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2252      	movs	r2, #82	; 0x52
 8001f16:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2252      	movs	r2, #82	; 0x52
 8001f1c:	5a9b      	ldrh	r3, [r3, r2]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1cb      	bne.n	8001ebc <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	0013      	movs	r3, r2
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2140      	movs	r1, #64	; 0x40
 8001f32:	f000 fa35 	bl	80023a0 <UART_WaitOnFlagUntilTimeout>
 8001f36:	1e03      	subs	r3, r0, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e005      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2220      	movs	r2, #32
 8001f42:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001f44:	2300      	movs	r3, #0
 8001f46:	e000      	b.n	8001f4a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8001f48:	2302      	movs	r3, #2
  }
}
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	b008      	add	sp, #32
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f5c:	231e      	movs	r3, #30
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	431a      	orrs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69db      	ldr	r3, [r3, #28]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a84      	ldr	r2, [pc, #528]	; (8002194 <UART_SetConfig+0x240>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	0019      	movs	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	4a7f      	ldr	r2, [pc, #508]	; (8002198 <UART_SetConfig+0x244>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	0019      	movs	r1, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	4a76      	ldr	r2, [pc, #472]	; (800219c <UART_SetConfig+0x248>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	0019      	movs	r1, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001fd0:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <UART_SetConfig+0x24c>)
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	d00d      	beq.n	8001ff8 <UART_SetConfig+0xa4>
 8001fdc:	d81b      	bhi.n	8002016 <UART_SetConfig+0xc2>
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d014      	beq.n	800200c <UART_SetConfig+0xb8>
 8001fe2:	d818      	bhi.n	8002016 <UART_SetConfig+0xc2>
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <UART_SetConfig+0x9a>
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d00a      	beq.n	8002002 <UART_SetConfig+0xae>
 8001fec:	e013      	b.n	8002016 <UART_SetConfig+0xc2>
 8001fee:	231f      	movs	r3, #31
 8001ff0:	18fb      	adds	r3, r7, r3
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	701a      	strb	r2, [r3, #0]
 8001ff6:	e012      	b.n	800201e <UART_SetConfig+0xca>
 8001ff8:	231f      	movs	r3, #31
 8001ffa:	18fb      	adds	r3, r7, r3
 8001ffc:	2202      	movs	r2, #2
 8001ffe:	701a      	strb	r2, [r3, #0]
 8002000:	e00d      	b.n	800201e <UART_SetConfig+0xca>
 8002002:	231f      	movs	r3, #31
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	2204      	movs	r2, #4
 8002008:	701a      	strb	r2, [r3, #0]
 800200a:	e008      	b.n	800201e <UART_SetConfig+0xca>
 800200c:	231f      	movs	r3, #31
 800200e:	18fb      	adds	r3, r7, r3
 8002010:	2208      	movs	r2, #8
 8002012:	701a      	strb	r2, [r3, #0]
 8002014:	e003      	b.n	800201e <UART_SetConfig+0xca>
 8002016:	231f      	movs	r3, #31
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	2210      	movs	r2, #16
 800201c:	701a      	strb	r2, [r3, #0]
 800201e:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69da      	ldr	r2, [r3, #28]
 8002024:	2380      	movs	r3, #128	; 0x80
 8002026:	021b      	lsls	r3, r3, #8
 8002028:	429a      	cmp	r2, r3
 800202a:	d15d      	bne.n	80020e8 <UART_SetConfig+0x194>
  {
    switch (clocksource)
 800202c:	231f      	movs	r3, #31
 800202e:	18fb      	adds	r3, r7, r3
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b08      	cmp	r3, #8
 8002034:	d015      	beq.n	8002062 <UART_SetConfig+0x10e>
 8002036:	dc18      	bgt.n	800206a <UART_SetConfig+0x116>
 8002038:	2b04      	cmp	r3, #4
 800203a:	d00d      	beq.n	8002058 <UART_SetConfig+0x104>
 800203c:	dc15      	bgt.n	800206a <UART_SetConfig+0x116>
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <UART_SetConfig+0xf4>
 8002042:	2b02      	cmp	r3, #2
 8002044:	d005      	beq.n	8002052 <UART_SetConfig+0xfe>
 8002046:	e010      	b.n	800206a <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002048:	f7ff fadc 	bl	8001604 <HAL_RCC_GetPCLK1Freq>
 800204c:	0003      	movs	r3, r0
 800204e:	61bb      	str	r3, [r7, #24]
        break;
 8002050:	e012      	b.n	8002078 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002052:	4b54      	ldr	r3, [pc, #336]	; (80021a4 <UART_SetConfig+0x250>)
 8002054:	61bb      	str	r3, [r7, #24]
        break;
 8002056:	e00f      	b.n	8002078 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002058:	f7ff fa66 	bl	8001528 <HAL_RCC_GetSysClockFreq>
 800205c:	0003      	movs	r3, r0
 800205e:	61bb      	str	r3, [r7, #24]
        break;
 8002060:	e00a      	b.n	8002078 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	61bb      	str	r3, [r7, #24]
        break;
 8002068:	e006      	b.n	8002078 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800206e:	231e      	movs	r3, #30
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
        break;
 8002076:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d100      	bne.n	8002080 <UART_SetConfig+0x12c>
 800207e:	e07b      	b.n	8002178 <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	005a      	lsls	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	085b      	lsrs	r3, r3, #1
 800208a:	18d2      	adds	r2, r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	0019      	movs	r1, r3
 8002092:	0010      	movs	r0, r2
 8002094:	f7fe f842 	bl	800011c <__udivsi3>
 8002098:	0003      	movs	r3, r0
 800209a:	b29b      	uxth	r3, r3
 800209c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	2b0f      	cmp	r3, #15
 80020a2:	d91c      	bls.n	80020de <UART_SetConfig+0x18a>
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	025b      	lsls	r3, r3, #9
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d217      	bcs.n	80020de <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	200e      	movs	r0, #14
 80020b4:	183b      	adds	r3, r7, r0
 80020b6:	210f      	movs	r1, #15
 80020b8:	438a      	bics	r2, r1
 80020ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	085b      	lsrs	r3, r3, #1
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	2207      	movs	r2, #7
 80020c4:	4013      	ands	r3, r2
 80020c6:	b299      	uxth	r1, r3
 80020c8:	183b      	adds	r3, r7, r0
 80020ca:	183a      	adds	r2, r7, r0
 80020cc:	8812      	ldrh	r2, [r2, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	183a      	adds	r2, r7, r0
 80020d8:	8812      	ldrh	r2, [r2, #0]
 80020da:	60da      	str	r2, [r3, #12]
 80020dc:	e04c      	b.n	8002178 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 80020de:	231e      	movs	r3, #30
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	2201      	movs	r2, #1
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e047      	b.n	8002178 <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 80020e8:	231f      	movs	r3, #31
 80020ea:	18fb      	adds	r3, r7, r3
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b08      	cmp	r3, #8
 80020f0:	d015      	beq.n	800211e <UART_SetConfig+0x1ca>
 80020f2:	dc18      	bgt.n	8002126 <UART_SetConfig+0x1d2>
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d00d      	beq.n	8002114 <UART_SetConfig+0x1c0>
 80020f8:	dc15      	bgt.n	8002126 <UART_SetConfig+0x1d2>
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d002      	beq.n	8002104 <UART_SetConfig+0x1b0>
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d005      	beq.n	800210e <UART_SetConfig+0x1ba>
 8002102:	e010      	b.n	8002126 <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002104:	f7ff fa7e 	bl	8001604 <HAL_RCC_GetPCLK1Freq>
 8002108:	0003      	movs	r3, r0
 800210a:	61bb      	str	r3, [r7, #24]
        break;
 800210c:	e012      	b.n	8002134 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800210e:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <UART_SetConfig+0x250>)
 8002110:	61bb      	str	r3, [r7, #24]
        break;
 8002112:	e00f      	b.n	8002134 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002114:	f7ff fa08 	bl	8001528 <HAL_RCC_GetSysClockFreq>
 8002118:	0003      	movs	r3, r0
 800211a:	61bb      	str	r3, [r7, #24]
        break;
 800211c:	e00a      	b.n	8002134 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800211e:	2380      	movs	r3, #128	; 0x80
 8002120:	021b      	lsls	r3, r3, #8
 8002122:	61bb      	str	r3, [r7, #24]
        break;
 8002124:	e006      	b.n	8002134 <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800212a:	231e      	movs	r3, #30
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	2201      	movs	r2, #1
 8002130:	701a      	strb	r2, [r3, #0]
        break;
 8002132:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d01e      	beq.n	8002178 <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	085a      	lsrs	r2, r3, #1
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	18d2      	adds	r2, r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	0019      	movs	r1, r3
 800214a:	0010      	movs	r0, r2
 800214c:	f7fd ffe6 	bl	800011c <__udivsi3>
 8002150:	0003      	movs	r3, r0
 8002152:	b29b      	uxth	r3, r3
 8002154:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b0f      	cmp	r3, #15
 800215a:	d909      	bls.n	8002170 <UART_SetConfig+0x21c>
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	2380      	movs	r3, #128	; 0x80
 8002160:	025b      	lsls	r3, r3, #9
 8002162:	429a      	cmp	r2, r3
 8002164:	d204      	bcs.n	8002170 <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	e003      	b.n	8002178 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8002170:	231e      	movs	r3, #30
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	2201      	movs	r2, #1
 8002176:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002184:	231e      	movs	r3, #30
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	781b      	ldrb	r3, [r3, #0]
}
 800218a:	0018      	movs	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	b008      	add	sp, #32
 8002190:	bd80      	pop	{r7, pc}
 8002192:	46c0      	nop			; (mov r8, r8)
 8002194:	ffff69f3 	.word	0xffff69f3
 8002198:	ffffcfff 	.word	0xffffcfff
 800219c:	fffff4ff 	.word	0xfffff4ff
 80021a0:	40021000 	.word	0x40021000
 80021a4:	007a1200 	.word	0x007a1200

080021a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	2201      	movs	r2, #1
 80021b6:	4013      	ands	r3, r2
 80021b8:	d00b      	beq.n	80021d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4a4a      	ldr	r2, [pc, #296]	; (80022ec <UART_AdvFeatureConfig+0x144>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	0019      	movs	r1, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	2202      	movs	r2, #2
 80021d8:	4013      	ands	r3, r2
 80021da:	d00b      	beq.n	80021f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4a43      	ldr	r2, [pc, #268]	; (80022f0 <UART_AdvFeatureConfig+0x148>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	0019      	movs	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f8:	2204      	movs	r2, #4
 80021fa:	4013      	ands	r3, r2
 80021fc:	d00b      	beq.n	8002216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	4a3b      	ldr	r2, [pc, #236]	; (80022f4 <UART_AdvFeatureConfig+0x14c>)
 8002206:	4013      	ands	r3, r2
 8002208:	0019      	movs	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	2208      	movs	r2, #8
 800221c:	4013      	ands	r3, r2
 800221e:	d00b      	beq.n	8002238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4a34      	ldr	r2, [pc, #208]	; (80022f8 <UART_AdvFeatureConfig+0x150>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	2210      	movs	r2, #16
 800223e:	4013      	ands	r3, r2
 8002240:	d00b      	beq.n	800225a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <UART_AdvFeatureConfig+0x154>)
 800224a:	4013      	ands	r3, r2
 800224c:	0019      	movs	r1, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	2220      	movs	r2, #32
 8002260:	4013      	ands	r3, r2
 8002262:	d00b      	beq.n	800227c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	4a25      	ldr	r2, [pc, #148]	; (8002300 <UART_AdvFeatureConfig+0x158>)
 800226c:	4013      	ands	r3, r2
 800226e:	0019      	movs	r1, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	430a      	orrs	r2, r1
 800227a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002280:	2240      	movs	r2, #64	; 0x40
 8002282:	4013      	ands	r3, r2
 8002284:	d01d      	beq.n	80022c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4a1d      	ldr	r2, [pc, #116]	; (8002304 <UART_AdvFeatureConfig+0x15c>)
 800228e:	4013      	ands	r3, r2
 8002290:	0019      	movs	r1, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	035b      	lsls	r3, r3, #13
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d10b      	bne.n	80022c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a15      	ldr	r2, [pc, #84]	; (8002308 <UART_AdvFeatureConfig+0x160>)
 80022b2:	4013      	ands	r3, r2
 80022b4:	0019      	movs	r1, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	430a      	orrs	r2, r1
 80022c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c6:	2280      	movs	r2, #128	; 0x80
 80022c8:	4013      	ands	r3, r2
 80022ca:	d00b      	beq.n	80022e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	4a0e      	ldr	r2, [pc, #56]	; (800230c <UART_AdvFeatureConfig+0x164>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	0019      	movs	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	605a      	str	r2, [r3, #4]
  }
}
 80022e4:	46c0      	nop			; (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b002      	add	sp, #8
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	fffdffff 	.word	0xfffdffff
 80022f0:	fffeffff 	.word	0xfffeffff
 80022f4:	fffbffff 	.word	0xfffbffff
 80022f8:	ffff7fff 	.word	0xffff7fff
 80022fc:	ffffefff 	.word	0xffffefff
 8002300:	ffffdfff 	.word	0xffffdfff
 8002304:	ffefffff 	.word	0xffefffff
 8002308:	ff9fffff 	.word	0xff9fffff
 800230c:	fff7ffff 	.word	0xfff7ffff

08002310 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af02      	add	r7, sp, #8
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2280      	movs	r2, #128	; 0x80
 800231c:	2100      	movs	r1, #0
 800231e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002320:	f7fe fab2 	bl	8000888 <HAL_GetTick>
 8002324:	0003      	movs	r3, r0
 8002326:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2208      	movs	r2, #8
 8002330:	4013      	ands	r3, r2
 8002332:	2b08      	cmp	r3, #8
 8002334:	d10c      	bne.n	8002350 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	0391      	lsls	r1, r2, #14
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	4a17      	ldr	r2, [pc, #92]	; (800239c <UART_CheckIdleState+0x8c>)
 8002340:	9200      	str	r2, [sp, #0]
 8002342:	2200      	movs	r2, #0
 8002344:	f000 f82c 	bl	80023a0 <UART_WaitOnFlagUntilTimeout>
 8002348:	1e03      	subs	r3, r0, #0
 800234a:	d001      	beq.n	8002350 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e021      	b.n	8002394 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2204      	movs	r2, #4
 8002358:	4013      	ands	r3, r2
 800235a:	2b04      	cmp	r3, #4
 800235c:	d10c      	bne.n	8002378 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2280      	movs	r2, #128	; 0x80
 8002362:	03d1      	lsls	r1, r2, #15
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	4a0d      	ldr	r2, [pc, #52]	; (800239c <UART_CheckIdleState+0x8c>)
 8002368:	9200      	str	r2, [sp, #0]
 800236a:	2200      	movs	r2, #0
 800236c:	f000 f818 	bl	80023a0 <UART_WaitOnFlagUntilTimeout>
 8002370:	1e03      	subs	r3, r0, #0
 8002372:	d001      	beq.n	8002378 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e00d      	b.n	8002394 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2220      	movs	r2, #32
 800237c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2220      	movs	r2, #32
 8002382:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2274      	movs	r2, #116	; 0x74
 800238e:	2100      	movs	r1, #0
 8002390:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b004      	add	sp, #16
 800239a:	bd80      	pop	{r7, pc}
 800239c:	01ffffff 	.word	0x01ffffff

080023a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	1dfb      	adds	r3, r7, #7
 80023ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023b0:	e05e      	b.n	8002470 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	3301      	adds	r3, #1
 80023b6:	d05b      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023b8:	f7fe fa66 	bl	8000888 <HAL_GetTick>
 80023bc:	0002      	movs	r2, r0
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d302      	bcc.n	80023ce <UART_WaitOnFlagUntilTimeout+0x2e>
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d11b      	bne.n	8002406 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	492f      	ldr	r1, [pc, #188]	; (8002498 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80023da:	400a      	ands	r2, r1
 80023dc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2101      	movs	r1, #1
 80023ea:	438a      	bics	r2, r1
 80023ec:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2220      	movs	r2, #32
 80023f2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2220      	movs	r2, #32
 80023f8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2274      	movs	r2, #116	; 0x74
 80023fe:	2100      	movs	r1, #0
 8002400:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	e044      	b.n	8002490 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2204      	movs	r2, #4
 800240e:	4013      	ands	r3, r2
 8002410:	d02e      	beq.n	8002470 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	69da      	ldr	r2, [r3, #28]
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	011b      	lsls	r3, r3, #4
 800241c:	401a      	ands	r2, r3
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	429a      	cmp	r2, r3
 8002424:	d124      	bne.n	8002470 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2280      	movs	r2, #128	; 0x80
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4917      	ldr	r1, [pc, #92]	; (8002498 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800243c:	400a      	ands	r2, r1
 800243e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2101      	movs	r1, #1
 800244c:	438a      	bics	r2, r1
 800244e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2280      	movs	r2, #128	; 0x80
 8002460:	2120      	movs	r1, #32
 8002462:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2274      	movs	r2, #116	; 0x74
 8002468:	2100      	movs	r1, #0
 800246a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e00f      	b.n	8002490 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	4013      	ands	r3, r2
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	425a      	negs	r2, r3
 8002480:	4153      	adcs	r3, r2
 8002482:	b2db      	uxtb	r3, r3
 8002484:	001a      	movs	r2, r3
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	429a      	cmp	r2, r3
 800248c:	d091      	beq.n	80023b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	0018      	movs	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	b004      	add	sp, #16
 8002496:	bd80      	pop	{r7, pc}
 8002498:	fffffe5f 	.word	0xfffffe5f

0800249c <__errno>:
 800249c:	4b01      	ldr	r3, [pc, #4]	; (80024a4 <__errno+0x8>)
 800249e:	6818      	ldr	r0, [r3, #0]
 80024a0:	4770      	bx	lr
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	2000000c 	.word	0x2000000c

080024a8 <__libc_init_array>:
 80024a8:	b570      	push	{r4, r5, r6, lr}
 80024aa:	2600      	movs	r6, #0
 80024ac:	4d0c      	ldr	r5, [pc, #48]	; (80024e0 <__libc_init_array+0x38>)
 80024ae:	4c0d      	ldr	r4, [pc, #52]	; (80024e4 <__libc_init_array+0x3c>)
 80024b0:	1b64      	subs	r4, r4, r5
 80024b2:	10a4      	asrs	r4, r4, #2
 80024b4:	42a6      	cmp	r6, r4
 80024b6:	d109      	bne.n	80024cc <__libc_init_array+0x24>
 80024b8:	2600      	movs	r6, #0
 80024ba:	f000 fc47 	bl	8002d4c <_init>
 80024be:	4d0a      	ldr	r5, [pc, #40]	; (80024e8 <__libc_init_array+0x40>)
 80024c0:	4c0a      	ldr	r4, [pc, #40]	; (80024ec <__libc_init_array+0x44>)
 80024c2:	1b64      	subs	r4, r4, r5
 80024c4:	10a4      	asrs	r4, r4, #2
 80024c6:	42a6      	cmp	r6, r4
 80024c8:	d105      	bne.n	80024d6 <__libc_init_array+0x2e>
 80024ca:	bd70      	pop	{r4, r5, r6, pc}
 80024cc:	00b3      	lsls	r3, r6, #2
 80024ce:	58eb      	ldr	r3, [r5, r3]
 80024d0:	4798      	blx	r3
 80024d2:	3601      	adds	r6, #1
 80024d4:	e7ee      	b.n	80024b4 <__libc_init_array+0xc>
 80024d6:	00b3      	lsls	r3, r6, #2
 80024d8:	58eb      	ldr	r3, [r5, r3]
 80024da:	4798      	blx	r3
 80024dc:	3601      	adds	r6, #1
 80024de:	e7f2      	b.n	80024c6 <__libc_init_array+0x1e>
 80024e0:	08002e04 	.word	0x08002e04
 80024e4:	08002e04 	.word	0x08002e04
 80024e8:	08002e04 	.word	0x08002e04
 80024ec:	08002e08 	.word	0x08002e08

080024f0 <memset>:
 80024f0:	0003      	movs	r3, r0
 80024f2:	1882      	adds	r2, r0, r2
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d100      	bne.n	80024fa <memset+0xa>
 80024f8:	4770      	bx	lr
 80024fa:	7019      	strb	r1, [r3, #0]
 80024fc:	3301      	adds	r3, #1
 80024fe:	e7f9      	b.n	80024f4 <memset+0x4>

08002500 <siprintf>:
 8002500:	b40e      	push	{r1, r2, r3}
 8002502:	b500      	push	{lr}
 8002504:	490b      	ldr	r1, [pc, #44]	; (8002534 <siprintf+0x34>)
 8002506:	b09c      	sub	sp, #112	; 0x70
 8002508:	ab1d      	add	r3, sp, #116	; 0x74
 800250a:	9002      	str	r0, [sp, #8]
 800250c:	9006      	str	r0, [sp, #24]
 800250e:	9107      	str	r1, [sp, #28]
 8002510:	9104      	str	r1, [sp, #16]
 8002512:	4809      	ldr	r0, [pc, #36]	; (8002538 <siprintf+0x38>)
 8002514:	4909      	ldr	r1, [pc, #36]	; (800253c <siprintf+0x3c>)
 8002516:	cb04      	ldmia	r3!, {r2}
 8002518:	9105      	str	r1, [sp, #20]
 800251a:	6800      	ldr	r0, [r0, #0]
 800251c:	a902      	add	r1, sp, #8
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	f000 f870 	bl	8002604 <_svfiprintf_r>
 8002524:	2300      	movs	r3, #0
 8002526:	9a02      	ldr	r2, [sp, #8]
 8002528:	7013      	strb	r3, [r2, #0]
 800252a:	b01c      	add	sp, #112	; 0x70
 800252c:	bc08      	pop	{r3}
 800252e:	b003      	add	sp, #12
 8002530:	4718      	bx	r3
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	7fffffff 	.word	0x7fffffff
 8002538:	2000000c 	.word	0x2000000c
 800253c:	ffff0208 	.word	0xffff0208

08002540 <__ssputs_r>:
 8002540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002542:	688e      	ldr	r6, [r1, #8]
 8002544:	b085      	sub	sp, #20
 8002546:	0007      	movs	r7, r0
 8002548:	000c      	movs	r4, r1
 800254a:	9203      	str	r2, [sp, #12]
 800254c:	9301      	str	r3, [sp, #4]
 800254e:	429e      	cmp	r6, r3
 8002550:	d83c      	bhi.n	80025cc <__ssputs_r+0x8c>
 8002552:	2390      	movs	r3, #144	; 0x90
 8002554:	898a      	ldrh	r2, [r1, #12]
 8002556:	00db      	lsls	r3, r3, #3
 8002558:	421a      	tst	r2, r3
 800255a:	d034      	beq.n	80025c6 <__ssputs_r+0x86>
 800255c:	2503      	movs	r5, #3
 800255e:	6909      	ldr	r1, [r1, #16]
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	1a5b      	subs	r3, r3, r1
 8002564:	9302      	str	r3, [sp, #8]
 8002566:	6963      	ldr	r3, [r4, #20]
 8002568:	9802      	ldr	r0, [sp, #8]
 800256a:	435d      	muls	r5, r3
 800256c:	0feb      	lsrs	r3, r5, #31
 800256e:	195d      	adds	r5, r3, r5
 8002570:	9b01      	ldr	r3, [sp, #4]
 8002572:	106d      	asrs	r5, r5, #1
 8002574:	3301      	adds	r3, #1
 8002576:	181b      	adds	r3, r3, r0
 8002578:	42ab      	cmp	r3, r5
 800257a:	d900      	bls.n	800257e <__ssputs_r+0x3e>
 800257c:	001d      	movs	r5, r3
 800257e:	0553      	lsls	r3, r2, #21
 8002580:	d532      	bpl.n	80025e8 <__ssputs_r+0xa8>
 8002582:	0029      	movs	r1, r5
 8002584:	0038      	movs	r0, r7
 8002586:	f000 fb31 	bl	8002bec <_malloc_r>
 800258a:	1e06      	subs	r6, r0, #0
 800258c:	d109      	bne.n	80025a2 <__ssputs_r+0x62>
 800258e:	230c      	movs	r3, #12
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	2340      	movs	r3, #64	; 0x40
 8002594:	2001      	movs	r0, #1
 8002596:	89a2      	ldrh	r2, [r4, #12]
 8002598:	4240      	negs	r0, r0
 800259a:	4313      	orrs	r3, r2
 800259c:	81a3      	strh	r3, [r4, #12]
 800259e:	b005      	add	sp, #20
 80025a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a2:	9a02      	ldr	r2, [sp, #8]
 80025a4:	6921      	ldr	r1, [r4, #16]
 80025a6:	f000 faba 	bl	8002b1e <memcpy>
 80025aa:	89a3      	ldrh	r3, [r4, #12]
 80025ac:	4a14      	ldr	r2, [pc, #80]	; (8002600 <__ssputs_r+0xc0>)
 80025ae:	401a      	ands	r2, r3
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	4313      	orrs	r3, r2
 80025b4:	81a3      	strh	r3, [r4, #12]
 80025b6:	9b02      	ldr	r3, [sp, #8]
 80025b8:	6126      	str	r6, [r4, #16]
 80025ba:	18f6      	adds	r6, r6, r3
 80025bc:	6026      	str	r6, [r4, #0]
 80025be:	6165      	str	r5, [r4, #20]
 80025c0:	9e01      	ldr	r6, [sp, #4]
 80025c2:	1aed      	subs	r5, r5, r3
 80025c4:	60a5      	str	r5, [r4, #8]
 80025c6:	9b01      	ldr	r3, [sp, #4]
 80025c8:	429e      	cmp	r6, r3
 80025ca:	d900      	bls.n	80025ce <__ssputs_r+0x8e>
 80025cc:	9e01      	ldr	r6, [sp, #4]
 80025ce:	0032      	movs	r2, r6
 80025d0:	9903      	ldr	r1, [sp, #12]
 80025d2:	6820      	ldr	r0, [r4, #0]
 80025d4:	f000 faac 	bl	8002b30 <memmove>
 80025d8:	68a3      	ldr	r3, [r4, #8]
 80025da:	2000      	movs	r0, #0
 80025dc:	1b9b      	subs	r3, r3, r6
 80025de:	60a3      	str	r3, [r4, #8]
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	199e      	adds	r6, r3, r6
 80025e4:	6026      	str	r6, [r4, #0]
 80025e6:	e7da      	b.n	800259e <__ssputs_r+0x5e>
 80025e8:	002a      	movs	r2, r5
 80025ea:	0038      	movs	r0, r7
 80025ec:	f000 fb5c 	bl	8002ca8 <_realloc_r>
 80025f0:	1e06      	subs	r6, r0, #0
 80025f2:	d1e0      	bne.n	80025b6 <__ssputs_r+0x76>
 80025f4:	0038      	movs	r0, r7
 80025f6:	6921      	ldr	r1, [r4, #16]
 80025f8:	f000 faae 	bl	8002b58 <_free_r>
 80025fc:	e7c7      	b.n	800258e <__ssputs_r+0x4e>
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	fffffb7f 	.word	0xfffffb7f

08002604 <_svfiprintf_r>:
 8002604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002606:	b0a1      	sub	sp, #132	; 0x84
 8002608:	9003      	str	r0, [sp, #12]
 800260a:	001d      	movs	r5, r3
 800260c:	898b      	ldrh	r3, [r1, #12]
 800260e:	000f      	movs	r7, r1
 8002610:	0016      	movs	r6, r2
 8002612:	061b      	lsls	r3, r3, #24
 8002614:	d511      	bpl.n	800263a <_svfiprintf_r+0x36>
 8002616:	690b      	ldr	r3, [r1, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10e      	bne.n	800263a <_svfiprintf_r+0x36>
 800261c:	2140      	movs	r1, #64	; 0x40
 800261e:	f000 fae5 	bl	8002bec <_malloc_r>
 8002622:	6038      	str	r0, [r7, #0]
 8002624:	6138      	str	r0, [r7, #16]
 8002626:	2800      	cmp	r0, #0
 8002628:	d105      	bne.n	8002636 <_svfiprintf_r+0x32>
 800262a:	230c      	movs	r3, #12
 800262c:	9a03      	ldr	r2, [sp, #12]
 800262e:	3801      	subs	r0, #1
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	b021      	add	sp, #132	; 0x84
 8002634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002636:	2340      	movs	r3, #64	; 0x40
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	2300      	movs	r3, #0
 800263c:	ac08      	add	r4, sp, #32
 800263e:	6163      	str	r3, [r4, #20]
 8002640:	3320      	adds	r3, #32
 8002642:	7663      	strb	r3, [r4, #25]
 8002644:	3310      	adds	r3, #16
 8002646:	76a3      	strb	r3, [r4, #26]
 8002648:	9507      	str	r5, [sp, #28]
 800264a:	0035      	movs	r5, r6
 800264c:	782b      	ldrb	r3, [r5, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <_svfiprintf_r+0x52>
 8002652:	2b25      	cmp	r3, #37	; 0x25
 8002654:	d147      	bne.n	80026e6 <_svfiprintf_r+0xe2>
 8002656:	1bab      	subs	r3, r5, r6
 8002658:	9305      	str	r3, [sp, #20]
 800265a:	42b5      	cmp	r5, r6
 800265c:	d00c      	beq.n	8002678 <_svfiprintf_r+0x74>
 800265e:	0032      	movs	r2, r6
 8002660:	0039      	movs	r1, r7
 8002662:	9803      	ldr	r0, [sp, #12]
 8002664:	f7ff ff6c 	bl	8002540 <__ssputs_r>
 8002668:	1c43      	adds	r3, r0, #1
 800266a:	d100      	bne.n	800266e <_svfiprintf_r+0x6a>
 800266c:	e0ae      	b.n	80027cc <_svfiprintf_r+0x1c8>
 800266e:	6962      	ldr	r2, [r4, #20]
 8002670:	9b05      	ldr	r3, [sp, #20]
 8002672:	4694      	mov	ip, r2
 8002674:	4463      	add	r3, ip
 8002676:	6163      	str	r3, [r4, #20]
 8002678:	782b      	ldrb	r3, [r5, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d100      	bne.n	8002680 <_svfiprintf_r+0x7c>
 800267e:	e0a5      	b.n	80027cc <_svfiprintf_r+0x1c8>
 8002680:	2201      	movs	r2, #1
 8002682:	2300      	movs	r3, #0
 8002684:	4252      	negs	r2, r2
 8002686:	6062      	str	r2, [r4, #4]
 8002688:	a904      	add	r1, sp, #16
 800268a:	3254      	adds	r2, #84	; 0x54
 800268c:	1852      	adds	r2, r2, r1
 800268e:	1c6e      	adds	r6, r5, #1
 8002690:	6023      	str	r3, [r4, #0]
 8002692:	60e3      	str	r3, [r4, #12]
 8002694:	60a3      	str	r3, [r4, #8]
 8002696:	7013      	strb	r3, [r2, #0]
 8002698:	65a3      	str	r3, [r4, #88]	; 0x58
 800269a:	2205      	movs	r2, #5
 800269c:	7831      	ldrb	r1, [r6, #0]
 800269e:	4854      	ldr	r0, [pc, #336]	; (80027f0 <_svfiprintf_r+0x1ec>)
 80026a0:	f000 fa32 	bl	8002b08 <memchr>
 80026a4:	1c75      	adds	r5, r6, #1
 80026a6:	2800      	cmp	r0, #0
 80026a8:	d11f      	bne.n	80026ea <_svfiprintf_r+0xe6>
 80026aa:	6822      	ldr	r2, [r4, #0]
 80026ac:	06d3      	lsls	r3, r2, #27
 80026ae:	d504      	bpl.n	80026ba <_svfiprintf_r+0xb6>
 80026b0:	2353      	movs	r3, #83	; 0x53
 80026b2:	a904      	add	r1, sp, #16
 80026b4:	185b      	adds	r3, r3, r1
 80026b6:	2120      	movs	r1, #32
 80026b8:	7019      	strb	r1, [r3, #0]
 80026ba:	0713      	lsls	r3, r2, #28
 80026bc:	d504      	bpl.n	80026c8 <_svfiprintf_r+0xc4>
 80026be:	2353      	movs	r3, #83	; 0x53
 80026c0:	a904      	add	r1, sp, #16
 80026c2:	185b      	adds	r3, r3, r1
 80026c4:	212b      	movs	r1, #43	; 0x2b
 80026c6:	7019      	strb	r1, [r3, #0]
 80026c8:	7833      	ldrb	r3, [r6, #0]
 80026ca:	2b2a      	cmp	r3, #42	; 0x2a
 80026cc:	d016      	beq.n	80026fc <_svfiprintf_r+0xf8>
 80026ce:	0035      	movs	r5, r6
 80026d0:	2100      	movs	r1, #0
 80026d2:	200a      	movs	r0, #10
 80026d4:	68e3      	ldr	r3, [r4, #12]
 80026d6:	782a      	ldrb	r2, [r5, #0]
 80026d8:	1c6e      	adds	r6, r5, #1
 80026da:	3a30      	subs	r2, #48	; 0x30
 80026dc:	2a09      	cmp	r2, #9
 80026de:	d94e      	bls.n	800277e <_svfiprintf_r+0x17a>
 80026e0:	2900      	cmp	r1, #0
 80026e2:	d111      	bne.n	8002708 <_svfiprintf_r+0x104>
 80026e4:	e017      	b.n	8002716 <_svfiprintf_r+0x112>
 80026e6:	3501      	adds	r5, #1
 80026e8:	e7b0      	b.n	800264c <_svfiprintf_r+0x48>
 80026ea:	4b41      	ldr	r3, [pc, #260]	; (80027f0 <_svfiprintf_r+0x1ec>)
 80026ec:	6822      	ldr	r2, [r4, #0]
 80026ee:	1ac0      	subs	r0, r0, r3
 80026f0:	2301      	movs	r3, #1
 80026f2:	4083      	lsls	r3, r0
 80026f4:	4313      	orrs	r3, r2
 80026f6:	002e      	movs	r6, r5
 80026f8:	6023      	str	r3, [r4, #0]
 80026fa:	e7ce      	b.n	800269a <_svfiprintf_r+0x96>
 80026fc:	9b07      	ldr	r3, [sp, #28]
 80026fe:	1d19      	adds	r1, r3, #4
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	9107      	str	r1, [sp, #28]
 8002704:	2b00      	cmp	r3, #0
 8002706:	db01      	blt.n	800270c <_svfiprintf_r+0x108>
 8002708:	930b      	str	r3, [sp, #44]	; 0x2c
 800270a:	e004      	b.n	8002716 <_svfiprintf_r+0x112>
 800270c:	425b      	negs	r3, r3
 800270e:	60e3      	str	r3, [r4, #12]
 8002710:	2302      	movs	r3, #2
 8002712:	4313      	orrs	r3, r2
 8002714:	6023      	str	r3, [r4, #0]
 8002716:	782b      	ldrb	r3, [r5, #0]
 8002718:	2b2e      	cmp	r3, #46	; 0x2e
 800271a:	d10a      	bne.n	8002732 <_svfiprintf_r+0x12e>
 800271c:	786b      	ldrb	r3, [r5, #1]
 800271e:	2b2a      	cmp	r3, #42	; 0x2a
 8002720:	d135      	bne.n	800278e <_svfiprintf_r+0x18a>
 8002722:	9b07      	ldr	r3, [sp, #28]
 8002724:	3502      	adds	r5, #2
 8002726:	1d1a      	adds	r2, r3, #4
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	9207      	str	r2, [sp, #28]
 800272c:	2b00      	cmp	r3, #0
 800272e:	db2b      	blt.n	8002788 <_svfiprintf_r+0x184>
 8002730:	9309      	str	r3, [sp, #36]	; 0x24
 8002732:	4e30      	ldr	r6, [pc, #192]	; (80027f4 <_svfiprintf_r+0x1f0>)
 8002734:	2203      	movs	r2, #3
 8002736:	0030      	movs	r0, r6
 8002738:	7829      	ldrb	r1, [r5, #0]
 800273a:	f000 f9e5 	bl	8002b08 <memchr>
 800273e:	2800      	cmp	r0, #0
 8002740:	d006      	beq.n	8002750 <_svfiprintf_r+0x14c>
 8002742:	2340      	movs	r3, #64	; 0x40
 8002744:	1b80      	subs	r0, r0, r6
 8002746:	4083      	lsls	r3, r0
 8002748:	6822      	ldr	r2, [r4, #0]
 800274a:	3501      	adds	r5, #1
 800274c:	4313      	orrs	r3, r2
 800274e:	6023      	str	r3, [r4, #0]
 8002750:	7829      	ldrb	r1, [r5, #0]
 8002752:	2206      	movs	r2, #6
 8002754:	4828      	ldr	r0, [pc, #160]	; (80027f8 <_svfiprintf_r+0x1f4>)
 8002756:	1c6e      	adds	r6, r5, #1
 8002758:	7621      	strb	r1, [r4, #24]
 800275a:	f000 f9d5 	bl	8002b08 <memchr>
 800275e:	2800      	cmp	r0, #0
 8002760:	d03c      	beq.n	80027dc <_svfiprintf_r+0x1d8>
 8002762:	4b26      	ldr	r3, [pc, #152]	; (80027fc <_svfiprintf_r+0x1f8>)
 8002764:	2b00      	cmp	r3, #0
 8002766:	d125      	bne.n	80027b4 <_svfiprintf_r+0x1b0>
 8002768:	2207      	movs	r2, #7
 800276a:	9b07      	ldr	r3, [sp, #28]
 800276c:	3307      	adds	r3, #7
 800276e:	4393      	bics	r3, r2
 8002770:	3308      	adds	r3, #8
 8002772:	9307      	str	r3, [sp, #28]
 8002774:	6963      	ldr	r3, [r4, #20]
 8002776:	9a04      	ldr	r2, [sp, #16]
 8002778:	189b      	adds	r3, r3, r2
 800277a:	6163      	str	r3, [r4, #20]
 800277c:	e765      	b.n	800264a <_svfiprintf_r+0x46>
 800277e:	4343      	muls	r3, r0
 8002780:	0035      	movs	r5, r6
 8002782:	2101      	movs	r1, #1
 8002784:	189b      	adds	r3, r3, r2
 8002786:	e7a6      	b.n	80026d6 <_svfiprintf_r+0xd2>
 8002788:	2301      	movs	r3, #1
 800278a:	425b      	negs	r3, r3
 800278c:	e7d0      	b.n	8002730 <_svfiprintf_r+0x12c>
 800278e:	2300      	movs	r3, #0
 8002790:	200a      	movs	r0, #10
 8002792:	001a      	movs	r2, r3
 8002794:	3501      	adds	r5, #1
 8002796:	6063      	str	r3, [r4, #4]
 8002798:	7829      	ldrb	r1, [r5, #0]
 800279a:	1c6e      	adds	r6, r5, #1
 800279c:	3930      	subs	r1, #48	; 0x30
 800279e:	2909      	cmp	r1, #9
 80027a0:	d903      	bls.n	80027aa <_svfiprintf_r+0x1a6>
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d0c5      	beq.n	8002732 <_svfiprintf_r+0x12e>
 80027a6:	9209      	str	r2, [sp, #36]	; 0x24
 80027a8:	e7c3      	b.n	8002732 <_svfiprintf_r+0x12e>
 80027aa:	4342      	muls	r2, r0
 80027ac:	0035      	movs	r5, r6
 80027ae:	2301      	movs	r3, #1
 80027b0:	1852      	adds	r2, r2, r1
 80027b2:	e7f1      	b.n	8002798 <_svfiprintf_r+0x194>
 80027b4:	ab07      	add	r3, sp, #28
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	003a      	movs	r2, r7
 80027ba:	0021      	movs	r1, r4
 80027bc:	4b10      	ldr	r3, [pc, #64]	; (8002800 <_svfiprintf_r+0x1fc>)
 80027be:	9803      	ldr	r0, [sp, #12]
 80027c0:	e000      	b.n	80027c4 <_svfiprintf_r+0x1c0>
 80027c2:	bf00      	nop
 80027c4:	9004      	str	r0, [sp, #16]
 80027c6:	9b04      	ldr	r3, [sp, #16]
 80027c8:	3301      	adds	r3, #1
 80027ca:	d1d3      	bne.n	8002774 <_svfiprintf_r+0x170>
 80027cc:	89bb      	ldrh	r3, [r7, #12]
 80027ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 80027d0:	065b      	lsls	r3, r3, #25
 80027d2:	d400      	bmi.n	80027d6 <_svfiprintf_r+0x1d2>
 80027d4:	e72d      	b.n	8002632 <_svfiprintf_r+0x2e>
 80027d6:	2001      	movs	r0, #1
 80027d8:	4240      	negs	r0, r0
 80027da:	e72a      	b.n	8002632 <_svfiprintf_r+0x2e>
 80027dc:	ab07      	add	r3, sp, #28
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	003a      	movs	r2, r7
 80027e2:	0021      	movs	r1, r4
 80027e4:	4b06      	ldr	r3, [pc, #24]	; (8002800 <_svfiprintf_r+0x1fc>)
 80027e6:	9803      	ldr	r0, [sp, #12]
 80027e8:	f000 f87c 	bl	80028e4 <_printf_i>
 80027ec:	e7ea      	b.n	80027c4 <_svfiprintf_r+0x1c0>
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	08002dd0 	.word	0x08002dd0
 80027f4:	08002dd6 	.word	0x08002dd6
 80027f8:	08002dda 	.word	0x08002dda
 80027fc:	00000000 	.word	0x00000000
 8002800:	08002541 	.word	0x08002541

08002804 <_printf_common>:
 8002804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002806:	0015      	movs	r5, r2
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	688a      	ldr	r2, [r1, #8]
 800280c:	690b      	ldr	r3, [r1, #16]
 800280e:	000c      	movs	r4, r1
 8002810:	9000      	str	r0, [sp, #0]
 8002812:	4293      	cmp	r3, r2
 8002814:	da00      	bge.n	8002818 <_printf_common+0x14>
 8002816:	0013      	movs	r3, r2
 8002818:	0022      	movs	r2, r4
 800281a:	602b      	str	r3, [r5, #0]
 800281c:	3243      	adds	r2, #67	; 0x43
 800281e:	7812      	ldrb	r2, [r2, #0]
 8002820:	2a00      	cmp	r2, #0
 8002822:	d001      	beq.n	8002828 <_printf_common+0x24>
 8002824:	3301      	adds	r3, #1
 8002826:	602b      	str	r3, [r5, #0]
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	069b      	lsls	r3, r3, #26
 800282c:	d502      	bpl.n	8002834 <_printf_common+0x30>
 800282e:	682b      	ldr	r3, [r5, #0]
 8002830:	3302      	adds	r3, #2
 8002832:	602b      	str	r3, [r5, #0]
 8002834:	6822      	ldr	r2, [r4, #0]
 8002836:	2306      	movs	r3, #6
 8002838:	0017      	movs	r7, r2
 800283a:	401f      	ands	r7, r3
 800283c:	421a      	tst	r2, r3
 800283e:	d027      	beq.n	8002890 <_printf_common+0x8c>
 8002840:	0023      	movs	r3, r4
 8002842:	3343      	adds	r3, #67	; 0x43
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	1e5a      	subs	r2, r3, #1
 8002848:	4193      	sbcs	r3, r2
 800284a:	6822      	ldr	r2, [r4, #0]
 800284c:	0692      	lsls	r2, r2, #26
 800284e:	d430      	bmi.n	80028b2 <_printf_common+0xae>
 8002850:	0022      	movs	r2, r4
 8002852:	9901      	ldr	r1, [sp, #4]
 8002854:	9800      	ldr	r0, [sp, #0]
 8002856:	9e08      	ldr	r6, [sp, #32]
 8002858:	3243      	adds	r2, #67	; 0x43
 800285a:	47b0      	blx	r6
 800285c:	1c43      	adds	r3, r0, #1
 800285e:	d025      	beq.n	80028ac <_printf_common+0xa8>
 8002860:	2306      	movs	r3, #6
 8002862:	6820      	ldr	r0, [r4, #0]
 8002864:	682a      	ldr	r2, [r5, #0]
 8002866:	68e1      	ldr	r1, [r4, #12]
 8002868:	2500      	movs	r5, #0
 800286a:	4003      	ands	r3, r0
 800286c:	2b04      	cmp	r3, #4
 800286e:	d103      	bne.n	8002878 <_printf_common+0x74>
 8002870:	1a8d      	subs	r5, r1, r2
 8002872:	43eb      	mvns	r3, r5
 8002874:	17db      	asrs	r3, r3, #31
 8002876:	401d      	ands	r5, r3
 8002878:	68a3      	ldr	r3, [r4, #8]
 800287a:	6922      	ldr	r2, [r4, #16]
 800287c:	4293      	cmp	r3, r2
 800287e:	dd01      	ble.n	8002884 <_printf_common+0x80>
 8002880:	1a9b      	subs	r3, r3, r2
 8002882:	18ed      	adds	r5, r5, r3
 8002884:	2700      	movs	r7, #0
 8002886:	42bd      	cmp	r5, r7
 8002888:	d120      	bne.n	80028cc <_printf_common+0xc8>
 800288a:	2000      	movs	r0, #0
 800288c:	e010      	b.n	80028b0 <_printf_common+0xac>
 800288e:	3701      	adds	r7, #1
 8002890:	68e3      	ldr	r3, [r4, #12]
 8002892:	682a      	ldr	r2, [r5, #0]
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	42bb      	cmp	r3, r7
 8002898:	ddd2      	ble.n	8002840 <_printf_common+0x3c>
 800289a:	0022      	movs	r2, r4
 800289c:	2301      	movs	r3, #1
 800289e:	9901      	ldr	r1, [sp, #4]
 80028a0:	9800      	ldr	r0, [sp, #0]
 80028a2:	9e08      	ldr	r6, [sp, #32]
 80028a4:	3219      	adds	r2, #25
 80028a6:	47b0      	blx	r6
 80028a8:	1c43      	adds	r3, r0, #1
 80028aa:	d1f0      	bne.n	800288e <_printf_common+0x8a>
 80028ac:	2001      	movs	r0, #1
 80028ae:	4240      	negs	r0, r0
 80028b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80028b2:	2030      	movs	r0, #48	; 0x30
 80028b4:	18e1      	adds	r1, r4, r3
 80028b6:	3143      	adds	r1, #67	; 0x43
 80028b8:	7008      	strb	r0, [r1, #0]
 80028ba:	0021      	movs	r1, r4
 80028bc:	1c5a      	adds	r2, r3, #1
 80028be:	3145      	adds	r1, #69	; 0x45
 80028c0:	7809      	ldrb	r1, [r1, #0]
 80028c2:	18a2      	adds	r2, r4, r2
 80028c4:	3243      	adds	r2, #67	; 0x43
 80028c6:	3302      	adds	r3, #2
 80028c8:	7011      	strb	r1, [r2, #0]
 80028ca:	e7c1      	b.n	8002850 <_printf_common+0x4c>
 80028cc:	0022      	movs	r2, r4
 80028ce:	2301      	movs	r3, #1
 80028d0:	9901      	ldr	r1, [sp, #4]
 80028d2:	9800      	ldr	r0, [sp, #0]
 80028d4:	9e08      	ldr	r6, [sp, #32]
 80028d6:	321a      	adds	r2, #26
 80028d8:	47b0      	blx	r6
 80028da:	1c43      	adds	r3, r0, #1
 80028dc:	d0e6      	beq.n	80028ac <_printf_common+0xa8>
 80028de:	3701      	adds	r7, #1
 80028e0:	e7d1      	b.n	8002886 <_printf_common+0x82>
	...

080028e4 <_printf_i>:
 80028e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028e6:	b08b      	sub	sp, #44	; 0x2c
 80028e8:	9206      	str	r2, [sp, #24]
 80028ea:	000a      	movs	r2, r1
 80028ec:	3243      	adds	r2, #67	; 0x43
 80028ee:	9307      	str	r3, [sp, #28]
 80028f0:	9005      	str	r0, [sp, #20]
 80028f2:	9204      	str	r2, [sp, #16]
 80028f4:	7e0a      	ldrb	r2, [r1, #24]
 80028f6:	000c      	movs	r4, r1
 80028f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80028fa:	2a78      	cmp	r2, #120	; 0x78
 80028fc:	d806      	bhi.n	800290c <_printf_i+0x28>
 80028fe:	2a62      	cmp	r2, #98	; 0x62
 8002900:	d808      	bhi.n	8002914 <_printf_i+0x30>
 8002902:	2a00      	cmp	r2, #0
 8002904:	d100      	bne.n	8002908 <_printf_i+0x24>
 8002906:	e0c0      	b.n	8002a8a <_printf_i+0x1a6>
 8002908:	2a58      	cmp	r2, #88	; 0x58
 800290a:	d052      	beq.n	80029b2 <_printf_i+0xce>
 800290c:	0026      	movs	r6, r4
 800290e:	3642      	adds	r6, #66	; 0x42
 8002910:	7032      	strb	r2, [r6, #0]
 8002912:	e022      	b.n	800295a <_printf_i+0x76>
 8002914:	0010      	movs	r0, r2
 8002916:	3863      	subs	r0, #99	; 0x63
 8002918:	2815      	cmp	r0, #21
 800291a:	d8f7      	bhi.n	800290c <_printf_i+0x28>
 800291c:	f7fd fbf4 	bl	8000108 <__gnu_thumb1_case_shi>
 8002920:	001f0016 	.word	0x001f0016
 8002924:	fff6fff6 	.word	0xfff6fff6
 8002928:	fff6fff6 	.word	0xfff6fff6
 800292c:	fff6001f 	.word	0xfff6001f
 8002930:	fff6fff6 	.word	0xfff6fff6
 8002934:	00a8fff6 	.word	0x00a8fff6
 8002938:	009a0036 	.word	0x009a0036
 800293c:	fff6fff6 	.word	0xfff6fff6
 8002940:	fff600b9 	.word	0xfff600b9
 8002944:	fff60036 	.word	0xfff60036
 8002948:	009efff6 	.word	0x009efff6
 800294c:	0026      	movs	r6, r4
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	3642      	adds	r6, #66	; 0x42
 8002952:	1d11      	adds	r1, r2, #4
 8002954:	6019      	str	r1, [r3, #0]
 8002956:	6813      	ldr	r3, [r2, #0]
 8002958:	7033      	strb	r3, [r6, #0]
 800295a:	2301      	movs	r3, #1
 800295c:	e0a7      	b.n	8002aae <_printf_i+0x1ca>
 800295e:	6808      	ldr	r0, [r1, #0]
 8002960:	6819      	ldr	r1, [r3, #0]
 8002962:	1d0a      	adds	r2, r1, #4
 8002964:	0605      	lsls	r5, r0, #24
 8002966:	d50b      	bpl.n	8002980 <_printf_i+0x9c>
 8002968:	680d      	ldr	r5, [r1, #0]
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	2d00      	cmp	r5, #0
 800296e:	da03      	bge.n	8002978 <_printf_i+0x94>
 8002970:	232d      	movs	r3, #45	; 0x2d
 8002972:	9a04      	ldr	r2, [sp, #16]
 8002974:	426d      	negs	r5, r5
 8002976:	7013      	strb	r3, [r2, #0]
 8002978:	4b61      	ldr	r3, [pc, #388]	; (8002b00 <_printf_i+0x21c>)
 800297a:	270a      	movs	r7, #10
 800297c:	9303      	str	r3, [sp, #12]
 800297e:	e032      	b.n	80029e6 <_printf_i+0x102>
 8002980:	680d      	ldr	r5, [r1, #0]
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	0641      	lsls	r1, r0, #25
 8002986:	d5f1      	bpl.n	800296c <_printf_i+0x88>
 8002988:	b22d      	sxth	r5, r5
 800298a:	e7ef      	b.n	800296c <_printf_i+0x88>
 800298c:	680d      	ldr	r5, [r1, #0]
 800298e:	6819      	ldr	r1, [r3, #0]
 8002990:	1d08      	adds	r0, r1, #4
 8002992:	6018      	str	r0, [r3, #0]
 8002994:	062e      	lsls	r6, r5, #24
 8002996:	d501      	bpl.n	800299c <_printf_i+0xb8>
 8002998:	680d      	ldr	r5, [r1, #0]
 800299a:	e003      	b.n	80029a4 <_printf_i+0xc0>
 800299c:	066d      	lsls	r5, r5, #25
 800299e:	d5fb      	bpl.n	8002998 <_printf_i+0xb4>
 80029a0:	680d      	ldr	r5, [r1, #0]
 80029a2:	b2ad      	uxth	r5, r5
 80029a4:	4b56      	ldr	r3, [pc, #344]	; (8002b00 <_printf_i+0x21c>)
 80029a6:	270a      	movs	r7, #10
 80029a8:	9303      	str	r3, [sp, #12]
 80029aa:	2a6f      	cmp	r2, #111	; 0x6f
 80029ac:	d117      	bne.n	80029de <_printf_i+0xfa>
 80029ae:	2708      	movs	r7, #8
 80029b0:	e015      	b.n	80029de <_printf_i+0xfa>
 80029b2:	3145      	adds	r1, #69	; 0x45
 80029b4:	700a      	strb	r2, [r1, #0]
 80029b6:	4a52      	ldr	r2, [pc, #328]	; (8002b00 <_printf_i+0x21c>)
 80029b8:	9203      	str	r2, [sp, #12]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	6821      	ldr	r1, [r4, #0]
 80029be:	ca20      	ldmia	r2!, {r5}
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	0608      	lsls	r0, r1, #24
 80029c4:	d550      	bpl.n	8002a68 <_printf_i+0x184>
 80029c6:	07cb      	lsls	r3, r1, #31
 80029c8:	d502      	bpl.n	80029d0 <_printf_i+0xec>
 80029ca:	2320      	movs	r3, #32
 80029cc:	4319      	orrs	r1, r3
 80029ce:	6021      	str	r1, [r4, #0]
 80029d0:	2710      	movs	r7, #16
 80029d2:	2d00      	cmp	r5, #0
 80029d4:	d103      	bne.n	80029de <_printf_i+0xfa>
 80029d6:	2320      	movs	r3, #32
 80029d8:	6822      	ldr	r2, [r4, #0]
 80029da:	439a      	bics	r2, r3
 80029dc:	6022      	str	r2, [r4, #0]
 80029de:	0023      	movs	r3, r4
 80029e0:	2200      	movs	r2, #0
 80029e2:	3343      	adds	r3, #67	; 0x43
 80029e4:	701a      	strb	r2, [r3, #0]
 80029e6:	6863      	ldr	r3, [r4, #4]
 80029e8:	60a3      	str	r3, [r4, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	db03      	blt.n	80029f6 <_printf_i+0x112>
 80029ee:	2204      	movs	r2, #4
 80029f0:	6821      	ldr	r1, [r4, #0]
 80029f2:	4391      	bics	r1, r2
 80029f4:	6021      	str	r1, [r4, #0]
 80029f6:	2d00      	cmp	r5, #0
 80029f8:	d102      	bne.n	8002a00 <_printf_i+0x11c>
 80029fa:	9e04      	ldr	r6, [sp, #16]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00c      	beq.n	8002a1a <_printf_i+0x136>
 8002a00:	9e04      	ldr	r6, [sp, #16]
 8002a02:	0028      	movs	r0, r5
 8002a04:	0039      	movs	r1, r7
 8002a06:	f7fd fc0f 	bl	8000228 <__aeabi_uidivmod>
 8002a0a:	9b03      	ldr	r3, [sp, #12]
 8002a0c:	3e01      	subs	r6, #1
 8002a0e:	5c5b      	ldrb	r3, [r3, r1]
 8002a10:	7033      	strb	r3, [r6, #0]
 8002a12:	002b      	movs	r3, r5
 8002a14:	0005      	movs	r5, r0
 8002a16:	429f      	cmp	r7, r3
 8002a18:	d9f3      	bls.n	8002a02 <_printf_i+0x11e>
 8002a1a:	2f08      	cmp	r7, #8
 8002a1c:	d109      	bne.n	8002a32 <_printf_i+0x14e>
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	07db      	lsls	r3, r3, #31
 8002a22:	d506      	bpl.n	8002a32 <_printf_i+0x14e>
 8002a24:	6863      	ldr	r3, [r4, #4]
 8002a26:	6922      	ldr	r2, [r4, #16]
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	dc02      	bgt.n	8002a32 <_printf_i+0x14e>
 8002a2c:	2330      	movs	r3, #48	; 0x30
 8002a2e:	3e01      	subs	r6, #1
 8002a30:	7033      	strb	r3, [r6, #0]
 8002a32:	9b04      	ldr	r3, [sp, #16]
 8002a34:	1b9b      	subs	r3, r3, r6
 8002a36:	6123      	str	r3, [r4, #16]
 8002a38:	9b07      	ldr	r3, [sp, #28]
 8002a3a:	0021      	movs	r1, r4
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	9805      	ldr	r0, [sp, #20]
 8002a40:	9b06      	ldr	r3, [sp, #24]
 8002a42:	aa09      	add	r2, sp, #36	; 0x24
 8002a44:	f7ff fede 	bl	8002804 <_printf_common>
 8002a48:	1c43      	adds	r3, r0, #1
 8002a4a:	d135      	bne.n	8002ab8 <_printf_i+0x1d4>
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	4240      	negs	r0, r0
 8002a50:	b00b      	add	sp, #44	; 0x2c
 8002a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a54:	2220      	movs	r2, #32
 8002a56:	6809      	ldr	r1, [r1, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	6022      	str	r2, [r4, #0]
 8002a5c:	0022      	movs	r2, r4
 8002a5e:	2178      	movs	r1, #120	; 0x78
 8002a60:	3245      	adds	r2, #69	; 0x45
 8002a62:	7011      	strb	r1, [r2, #0]
 8002a64:	4a27      	ldr	r2, [pc, #156]	; (8002b04 <_printf_i+0x220>)
 8002a66:	e7a7      	b.n	80029b8 <_printf_i+0xd4>
 8002a68:	0648      	lsls	r0, r1, #25
 8002a6a:	d5ac      	bpl.n	80029c6 <_printf_i+0xe2>
 8002a6c:	b2ad      	uxth	r5, r5
 8002a6e:	e7aa      	b.n	80029c6 <_printf_i+0xe2>
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	680d      	ldr	r5, [r1, #0]
 8002a74:	1d10      	adds	r0, r2, #4
 8002a76:	6949      	ldr	r1, [r1, #20]
 8002a78:	6018      	str	r0, [r3, #0]
 8002a7a:	6813      	ldr	r3, [r2, #0]
 8002a7c:	062e      	lsls	r6, r5, #24
 8002a7e:	d501      	bpl.n	8002a84 <_printf_i+0x1a0>
 8002a80:	6019      	str	r1, [r3, #0]
 8002a82:	e002      	b.n	8002a8a <_printf_i+0x1a6>
 8002a84:	066d      	lsls	r5, r5, #25
 8002a86:	d5fb      	bpl.n	8002a80 <_printf_i+0x19c>
 8002a88:	8019      	strh	r1, [r3, #0]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	9e04      	ldr	r6, [sp, #16]
 8002a8e:	6123      	str	r3, [r4, #16]
 8002a90:	e7d2      	b.n	8002a38 <_printf_i+0x154>
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	1d11      	adds	r1, r2, #4
 8002a96:	6019      	str	r1, [r3, #0]
 8002a98:	6816      	ldr	r6, [r2, #0]
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	0030      	movs	r0, r6
 8002a9e:	6862      	ldr	r2, [r4, #4]
 8002aa0:	f000 f832 	bl	8002b08 <memchr>
 8002aa4:	2800      	cmp	r0, #0
 8002aa6:	d001      	beq.n	8002aac <_printf_i+0x1c8>
 8002aa8:	1b80      	subs	r0, r0, r6
 8002aaa:	6060      	str	r0, [r4, #4]
 8002aac:	6863      	ldr	r3, [r4, #4]
 8002aae:	6123      	str	r3, [r4, #16]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9a04      	ldr	r2, [sp, #16]
 8002ab4:	7013      	strb	r3, [r2, #0]
 8002ab6:	e7bf      	b.n	8002a38 <_printf_i+0x154>
 8002ab8:	6923      	ldr	r3, [r4, #16]
 8002aba:	0032      	movs	r2, r6
 8002abc:	9906      	ldr	r1, [sp, #24]
 8002abe:	9805      	ldr	r0, [sp, #20]
 8002ac0:	9d07      	ldr	r5, [sp, #28]
 8002ac2:	47a8      	blx	r5
 8002ac4:	1c43      	adds	r3, r0, #1
 8002ac6:	d0c1      	beq.n	8002a4c <_printf_i+0x168>
 8002ac8:	6823      	ldr	r3, [r4, #0]
 8002aca:	079b      	lsls	r3, r3, #30
 8002acc:	d415      	bmi.n	8002afa <_printf_i+0x216>
 8002ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ad0:	68e0      	ldr	r0, [r4, #12]
 8002ad2:	4298      	cmp	r0, r3
 8002ad4:	dabc      	bge.n	8002a50 <_printf_i+0x16c>
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	e7ba      	b.n	8002a50 <_printf_i+0x16c>
 8002ada:	0022      	movs	r2, r4
 8002adc:	2301      	movs	r3, #1
 8002ade:	9906      	ldr	r1, [sp, #24]
 8002ae0:	9805      	ldr	r0, [sp, #20]
 8002ae2:	9e07      	ldr	r6, [sp, #28]
 8002ae4:	3219      	adds	r2, #25
 8002ae6:	47b0      	blx	r6
 8002ae8:	1c43      	adds	r3, r0, #1
 8002aea:	d0af      	beq.n	8002a4c <_printf_i+0x168>
 8002aec:	3501      	adds	r5, #1
 8002aee:	68e3      	ldr	r3, [r4, #12]
 8002af0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	42ab      	cmp	r3, r5
 8002af6:	dcf0      	bgt.n	8002ada <_printf_i+0x1f6>
 8002af8:	e7e9      	b.n	8002ace <_printf_i+0x1ea>
 8002afa:	2500      	movs	r5, #0
 8002afc:	e7f7      	b.n	8002aee <_printf_i+0x20a>
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	08002de1 	.word	0x08002de1
 8002b04:	08002df2 	.word	0x08002df2

08002b08 <memchr>:
 8002b08:	b2c9      	uxtb	r1, r1
 8002b0a:	1882      	adds	r2, r0, r2
 8002b0c:	4290      	cmp	r0, r2
 8002b0e:	d101      	bne.n	8002b14 <memchr+0xc>
 8002b10:	2000      	movs	r0, #0
 8002b12:	4770      	bx	lr
 8002b14:	7803      	ldrb	r3, [r0, #0]
 8002b16:	428b      	cmp	r3, r1
 8002b18:	d0fb      	beq.n	8002b12 <memchr+0xa>
 8002b1a:	3001      	adds	r0, #1
 8002b1c:	e7f6      	b.n	8002b0c <memchr+0x4>

08002b1e <memcpy>:
 8002b1e:	2300      	movs	r3, #0
 8002b20:	b510      	push	{r4, lr}
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d100      	bne.n	8002b28 <memcpy+0xa>
 8002b26:	bd10      	pop	{r4, pc}
 8002b28:	5ccc      	ldrb	r4, [r1, r3]
 8002b2a:	54c4      	strb	r4, [r0, r3]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	e7f8      	b.n	8002b22 <memcpy+0x4>

08002b30 <memmove>:
 8002b30:	b510      	push	{r4, lr}
 8002b32:	4288      	cmp	r0, r1
 8002b34:	d902      	bls.n	8002b3c <memmove+0xc>
 8002b36:	188b      	adds	r3, r1, r2
 8002b38:	4298      	cmp	r0, r3
 8002b3a:	d303      	bcc.n	8002b44 <memmove+0x14>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e007      	b.n	8002b50 <memmove+0x20>
 8002b40:	5c8b      	ldrb	r3, [r1, r2]
 8002b42:	5483      	strb	r3, [r0, r2]
 8002b44:	3a01      	subs	r2, #1
 8002b46:	d2fb      	bcs.n	8002b40 <memmove+0x10>
 8002b48:	bd10      	pop	{r4, pc}
 8002b4a:	5ccc      	ldrb	r4, [r1, r3]
 8002b4c:	54c4      	strb	r4, [r0, r3]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d1fa      	bne.n	8002b4a <memmove+0x1a>
 8002b54:	e7f8      	b.n	8002b48 <memmove+0x18>
	...

08002b58 <_free_r>:
 8002b58:	b570      	push	{r4, r5, r6, lr}
 8002b5a:	0005      	movs	r5, r0
 8002b5c:	2900      	cmp	r1, #0
 8002b5e:	d010      	beq.n	8002b82 <_free_r+0x2a>
 8002b60:	1f0c      	subs	r4, r1, #4
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	da00      	bge.n	8002b6a <_free_r+0x12>
 8002b68:	18e4      	adds	r4, r4, r3
 8002b6a:	0028      	movs	r0, r5
 8002b6c:	f000 f8d4 	bl	8002d18 <__malloc_lock>
 8002b70:	4a1d      	ldr	r2, [pc, #116]	; (8002be8 <_free_r+0x90>)
 8002b72:	6813      	ldr	r3, [r2, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d105      	bne.n	8002b84 <_free_r+0x2c>
 8002b78:	6063      	str	r3, [r4, #4]
 8002b7a:	6014      	str	r4, [r2, #0]
 8002b7c:	0028      	movs	r0, r5
 8002b7e:	f000 f8d3 	bl	8002d28 <__malloc_unlock>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	42a3      	cmp	r3, r4
 8002b86:	d908      	bls.n	8002b9a <_free_r+0x42>
 8002b88:	6821      	ldr	r1, [r4, #0]
 8002b8a:	1860      	adds	r0, r4, r1
 8002b8c:	4283      	cmp	r3, r0
 8002b8e:	d1f3      	bne.n	8002b78 <_free_r+0x20>
 8002b90:	6818      	ldr	r0, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	1841      	adds	r1, r0, r1
 8002b96:	6021      	str	r1, [r4, #0]
 8002b98:	e7ee      	b.n	8002b78 <_free_r+0x20>
 8002b9a:	001a      	movs	r2, r3
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <_free_r+0x4e>
 8002ba2:	42a3      	cmp	r3, r4
 8002ba4:	d9f9      	bls.n	8002b9a <_free_r+0x42>
 8002ba6:	6811      	ldr	r1, [r2, #0]
 8002ba8:	1850      	adds	r0, r2, r1
 8002baa:	42a0      	cmp	r0, r4
 8002bac:	d10b      	bne.n	8002bc6 <_free_r+0x6e>
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	1809      	adds	r1, r1, r0
 8002bb2:	1850      	adds	r0, r2, r1
 8002bb4:	6011      	str	r1, [r2, #0]
 8002bb6:	4283      	cmp	r3, r0
 8002bb8:	d1e0      	bne.n	8002b7c <_free_r+0x24>
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	1841      	adds	r1, r0, r1
 8002bc0:	6011      	str	r1, [r2, #0]
 8002bc2:	6053      	str	r3, [r2, #4]
 8002bc4:	e7da      	b.n	8002b7c <_free_r+0x24>
 8002bc6:	42a0      	cmp	r0, r4
 8002bc8:	d902      	bls.n	8002bd0 <_free_r+0x78>
 8002bca:	230c      	movs	r3, #12
 8002bcc:	602b      	str	r3, [r5, #0]
 8002bce:	e7d5      	b.n	8002b7c <_free_r+0x24>
 8002bd0:	6821      	ldr	r1, [r4, #0]
 8002bd2:	1860      	adds	r0, r4, r1
 8002bd4:	4283      	cmp	r3, r0
 8002bd6:	d103      	bne.n	8002be0 <_free_r+0x88>
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	1841      	adds	r1, r0, r1
 8002bde:	6021      	str	r1, [r4, #0]
 8002be0:	6063      	str	r3, [r4, #4]
 8002be2:	6054      	str	r4, [r2, #4]
 8002be4:	e7ca      	b.n	8002b7c <_free_r+0x24>
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	20000090 	.word	0x20000090

08002bec <_malloc_r>:
 8002bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bee:	2303      	movs	r3, #3
 8002bf0:	1ccd      	adds	r5, r1, #3
 8002bf2:	439d      	bics	r5, r3
 8002bf4:	3508      	adds	r5, #8
 8002bf6:	0006      	movs	r6, r0
 8002bf8:	2d0c      	cmp	r5, #12
 8002bfa:	d21f      	bcs.n	8002c3c <_malloc_r+0x50>
 8002bfc:	250c      	movs	r5, #12
 8002bfe:	42a9      	cmp	r1, r5
 8002c00:	d81e      	bhi.n	8002c40 <_malloc_r+0x54>
 8002c02:	0030      	movs	r0, r6
 8002c04:	f000 f888 	bl	8002d18 <__malloc_lock>
 8002c08:	4925      	ldr	r1, [pc, #148]	; (8002ca0 <_malloc_r+0xb4>)
 8002c0a:	680a      	ldr	r2, [r1, #0]
 8002c0c:	0014      	movs	r4, r2
 8002c0e:	2c00      	cmp	r4, #0
 8002c10:	d11a      	bne.n	8002c48 <_malloc_r+0x5c>
 8002c12:	4f24      	ldr	r7, [pc, #144]	; (8002ca4 <_malloc_r+0xb8>)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d104      	bne.n	8002c24 <_malloc_r+0x38>
 8002c1a:	0021      	movs	r1, r4
 8002c1c:	0030      	movs	r0, r6
 8002c1e:	f000 f869 	bl	8002cf4 <_sbrk_r>
 8002c22:	6038      	str	r0, [r7, #0]
 8002c24:	0029      	movs	r1, r5
 8002c26:	0030      	movs	r0, r6
 8002c28:	f000 f864 	bl	8002cf4 <_sbrk_r>
 8002c2c:	1c43      	adds	r3, r0, #1
 8002c2e:	d12b      	bne.n	8002c88 <_malloc_r+0x9c>
 8002c30:	230c      	movs	r3, #12
 8002c32:	0030      	movs	r0, r6
 8002c34:	6033      	str	r3, [r6, #0]
 8002c36:	f000 f877 	bl	8002d28 <__malloc_unlock>
 8002c3a:	e003      	b.n	8002c44 <_malloc_r+0x58>
 8002c3c:	2d00      	cmp	r5, #0
 8002c3e:	dade      	bge.n	8002bfe <_malloc_r+0x12>
 8002c40:	230c      	movs	r3, #12
 8002c42:	6033      	str	r3, [r6, #0]
 8002c44:	2000      	movs	r0, #0
 8002c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c48:	6823      	ldr	r3, [r4, #0]
 8002c4a:	1b5b      	subs	r3, r3, r5
 8002c4c:	d419      	bmi.n	8002c82 <_malloc_r+0x96>
 8002c4e:	2b0b      	cmp	r3, #11
 8002c50:	d903      	bls.n	8002c5a <_malloc_r+0x6e>
 8002c52:	6023      	str	r3, [r4, #0]
 8002c54:	18e4      	adds	r4, r4, r3
 8002c56:	6025      	str	r5, [r4, #0]
 8002c58:	e003      	b.n	8002c62 <_malloc_r+0x76>
 8002c5a:	6863      	ldr	r3, [r4, #4]
 8002c5c:	42a2      	cmp	r2, r4
 8002c5e:	d10e      	bne.n	8002c7e <_malloc_r+0x92>
 8002c60:	600b      	str	r3, [r1, #0]
 8002c62:	0030      	movs	r0, r6
 8002c64:	f000 f860 	bl	8002d28 <__malloc_unlock>
 8002c68:	0020      	movs	r0, r4
 8002c6a:	2207      	movs	r2, #7
 8002c6c:	300b      	adds	r0, #11
 8002c6e:	1d23      	adds	r3, r4, #4
 8002c70:	4390      	bics	r0, r2
 8002c72:	1ac2      	subs	r2, r0, r3
 8002c74:	4298      	cmp	r0, r3
 8002c76:	d0e6      	beq.n	8002c46 <_malloc_r+0x5a>
 8002c78:	1a1b      	subs	r3, r3, r0
 8002c7a:	50a3      	str	r3, [r4, r2]
 8002c7c:	e7e3      	b.n	8002c46 <_malloc_r+0x5a>
 8002c7e:	6053      	str	r3, [r2, #4]
 8002c80:	e7ef      	b.n	8002c62 <_malloc_r+0x76>
 8002c82:	0022      	movs	r2, r4
 8002c84:	6864      	ldr	r4, [r4, #4]
 8002c86:	e7c2      	b.n	8002c0e <_malloc_r+0x22>
 8002c88:	2303      	movs	r3, #3
 8002c8a:	1cc4      	adds	r4, r0, #3
 8002c8c:	439c      	bics	r4, r3
 8002c8e:	42a0      	cmp	r0, r4
 8002c90:	d0e1      	beq.n	8002c56 <_malloc_r+0x6a>
 8002c92:	1a21      	subs	r1, r4, r0
 8002c94:	0030      	movs	r0, r6
 8002c96:	f000 f82d 	bl	8002cf4 <_sbrk_r>
 8002c9a:	1c43      	adds	r3, r0, #1
 8002c9c:	d1db      	bne.n	8002c56 <_malloc_r+0x6a>
 8002c9e:	e7c7      	b.n	8002c30 <_malloc_r+0x44>
 8002ca0:	20000090 	.word	0x20000090
 8002ca4:	20000094 	.word	0x20000094

08002ca8 <_realloc_r>:
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	0007      	movs	r7, r0
 8002cac:	000d      	movs	r5, r1
 8002cae:	0016      	movs	r6, r2
 8002cb0:	2900      	cmp	r1, #0
 8002cb2:	d105      	bne.n	8002cc0 <_realloc_r+0x18>
 8002cb4:	0011      	movs	r1, r2
 8002cb6:	f7ff ff99 	bl	8002bec <_malloc_r>
 8002cba:	0004      	movs	r4, r0
 8002cbc:	0020      	movs	r0, r4
 8002cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cc0:	2a00      	cmp	r2, #0
 8002cc2:	d103      	bne.n	8002ccc <_realloc_r+0x24>
 8002cc4:	f7ff ff48 	bl	8002b58 <_free_r>
 8002cc8:	0034      	movs	r4, r6
 8002cca:	e7f7      	b.n	8002cbc <_realloc_r+0x14>
 8002ccc:	f000 f834 	bl	8002d38 <_malloc_usable_size_r>
 8002cd0:	002c      	movs	r4, r5
 8002cd2:	42b0      	cmp	r0, r6
 8002cd4:	d2f2      	bcs.n	8002cbc <_realloc_r+0x14>
 8002cd6:	0031      	movs	r1, r6
 8002cd8:	0038      	movs	r0, r7
 8002cda:	f7ff ff87 	bl	8002bec <_malloc_r>
 8002cde:	1e04      	subs	r4, r0, #0
 8002ce0:	d0ec      	beq.n	8002cbc <_realloc_r+0x14>
 8002ce2:	0029      	movs	r1, r5
 8002ce4:	0032      	movs	r2, r6
 8002ce6:	f7ff ff1a 	bl	8002b1e <memcpy>
 8002cea:	0029      	movs	r1, r5
 8002cec:	0038      	movs	r0, r7
 8002cee:	f7ff ff33 	bl	8002b58 <_free_r>
 8002cf2:	e7e3      	b.n	8002cbc <_realloc_r+0x14>

08002cf4 <_sbrk_r>:
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	b570      	push	{r4, r5, r6, lr}
 8002cf8:	4d06      	ldr	r5, [pc, #24]	; (8002d14 <_sbrk_r+0x20>)
 8002cfa:	0004      	movs	r4, r0
 8002cfc:	0008      	movs	r0, r1
 8002cfe:	602b      	str	r3, [r5, #0]
 8002d00:	f7fd fd02 	bl	8000708 <_sbrk>
 8002d04:	1c43      	adds	r3, r0, #1
 8002d06:	d103      	bne.n	8002d10 <_sbrk_r+0x1c>
 8002d08:	682b      	ldr	r3, [r5, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d000      	beq.n	8002d10 <_sbrk_r+0x1c>
 8002d0e:	6023      	str	r3, [r4, #0]
 8002d10:	bd70      	pop	{r4, r5, r6, pc}
 8002d12:	46c0      	nop			; (mov r8, r8)
 8002d14:	200001b0 	.word	0x200001b0

08002d18 <__malloc_lock>:
 8002d18:	b510      	push	{r4, lr}
 8002d1a:	4802      	ldr	r0, [pc, #8]	; (8002d24 <__malloc_lock+0xc>)
 8002d1c:	f000 f814 	bl	8002d48 <__retarget_lock_acquire_recursive>
 8002d20:	bd10      	pop	{r4, pc}
 8002d22:	46c0      	nop			; (mov r8, r8)
 8002d24:	200001b8 	.word	0x200001b8

08002d28 <__malloc_unlock>:
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	4802      	ldr	r0, [pc, #8]	; (8002d34 <__malloc_unlock+0xc>)
 8002d2c:	f000 f80d 	bl	8002d4a <__retarget_lock_release_recursive>
 8002d30:	bd10      	pop	{r4, pc}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	200001b8 	.word	0x200001b8

08002d38 <_malloc_usable_size_r>:
 8002d38:	1f0b      	subs	r3, r1, #4
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	1f18      	subs	r0, r3, #4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	da01      	bge.n	8002d46 <_malloc_usable_size_r+0xe>
 8002d42:	580b      	ldr	r3, [r1, r0]
 8002d44:	18c0      	adds	r0, r0, r3
 8002d46:	4770      	bx	lr

08002d48 <__retarget_lock_acquire_recursive>:
 8002d48:	4770      	bx	lr

08002d4a <__retarget_lock_release_recursive>:
 8002d4a:	4770      	bx	lr

08002d4c <_init>:
 8002d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4e:	46c0      	nop			; (mov r8, r8)
 8002d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d52:	bc08      	pop	{r3}
 8002d54:	469e      	mov	lr, r3
 8002d56:	4770      	bx	lr

08002d58 <_fini>:
 8002d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d5e:	bc08      	pop	{r3}
 8002d60:	469e      	mov	lr, r3
 8002d62:	4770      	bx	lr
