Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 29 06:48:08 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 400 register/latch pins with no clock driven by root clock pin: design_1_i/unroll_mem_0/U0/comp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2941 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.133    -1326.503                    989                 7861        0.035        0.000                      0                 7861        3.000        0.000                       0                  3237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
clk                                                         {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -2.133    -1326.503                    989                 7568        0.109        0.000                      0                 7568        3.750        0.000                       0                  2943  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.774        0.000                      0                  244        0.103        0.000                      0                  244       15.686        0.000                       0                   249  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.743        0.000                      0                   48        0.418        0.000                      0                   48       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0_1                                -2.132    -1325.659                    989                 7568        0.109        0.000                      0                 7568        3.750        0.000                       0                  2943  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0         -2.133    -1326.503                    989                 7568        0.035        0.000                      0                 7568  
clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1       -2.133    -1326.503                    989                 7568        0.035        0.000                      0                 7568  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                  ----------                                                  --------                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.138        0.000                      0                    1       17.353        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :          989  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation    -1326.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.135ns (30.248%)  route 4.923ns (69.752%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.474     5.822    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.148 r  design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1/O
                         net (fo=1, routed)           0.000     6.148    design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.035     4.015    design_1_i/unroll_mem_0/U0/data_tmp_reg[539]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.135ns (30.269%)  route 4.918ns (69.731%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.469     5.817    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.143 r  design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1/O
                         net (fo=1, routed)           0.000     6.143    design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.034     4.014    design_1_i/unroll_mem_0/U0/data_tmp_reg[795]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.169ns (30.834%)  route 4.865ns (69.166%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.563     5.795    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.126 r  design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[311]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.169ns (31.030%)  route 4.821ns (68.970%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.519     5.750    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.081 r  design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1/O
                         net (fo=1, routed)           0.000     6.081    design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.035     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[183]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.169ns (31.052%)  route 4.816ns (68.948%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.514     5.745    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.076 r  design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1/O
                         net (fo=1, routed)           0.000     6.076    design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[567]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.051ns (28.970%)  route 5.029ns (71.030%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.630    -0.910    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.647     0.256    design_1_i/addr_mux_0/U0/addr_1[3]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.380 r  design_1_i/addr_mux_0/U0/addr_out[3]_INST_0/O
                         net (fo=18, routed)          1.149     1.529    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/A3
    SLICE_X70Y85         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     1.653 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/LOW/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/O0
    SLICE_X70Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     1.894 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/F7/O
                         net (fo=11, routed)          0.563     2.457    design_1_i/unroll_mem_0/U0/data_in[8]
    SLICE_X71Y87         LUT5 (Prop_lut5_I3_O)        0.298     2.755 r  design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5/O
                         net (fo=7, routed)           0.981     3.735    design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5_n_0
    SLICE_X74Y87         LUT5 (Prop_lut5_I2_O)        0.150     3.885 r  design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4/O
                         net (fo=3, routed)           0.692     4.577    design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4_n_0
    SLICE_X76Y88         LUT3 (Prop_lut3_I2_O)        0.348     4.925 r  design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4/O
                         net (fo=3, routed)           0.551     5.476    design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4_n_0
    SLICE_X78Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.600 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2/O
                         net (fo=4, routed)           0.446     6.046    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1/O
                         net (fo=1, routed)           0.000     6.170    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1_n_0
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.598     3.578    design_1_i/unroll_mem_0/U0/clk
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.137    
                         clock uncertainty           -0.074     4.063    
    SLICE_X79Y89         FDRE (Setup_fdre_C_D)        0.034     4.097    design_1_i/unroll_mem_0/U0/data_tmp_reg[897]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.064ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.169ns (31.109%)  route 4.803ns (68.891%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.501     5.733    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.064 r  design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1/O
                         net (fo=1, routed)           0.000     6.064    design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.035     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[823]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.064    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.169ns (31.168%)  route 4.790ns (68.832%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.488     5.719    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.050 r  design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1/O
                         net (fo=1, routed)           0.000     6.050    design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[439]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.169ns (31.277%)  route 4.766ns (68.723%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.464     5.695    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.026 r  design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.034     3.999    design_1_i/unroll_mem_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.169ns (31.295%)  route 4.762ns (68.705%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.460     5.691    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.022 r  design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1/O
                         net (fo=1, routed)           0.000     6.022    design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.032     3.997    design_1_i/unroll_mem_0/U0/data_tmp_reg[695]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 -2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[16]
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.355 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/axi_gpio_0/U0/GPIO_DBus[16]
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.075    -0.523    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.595    -0.569    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.868    -0.805    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.569    
    SLICE_X77Y60         FDRE (Hold_fdre_C_D)         0.075    -0.494    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.564    -0.600    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.238    -0.600    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_7
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
    SLICE_X71Y60         FDRE (Hold_fdre_C_D)         0.075    -0.523    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_9
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
    SLICE_X75Y54         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_11
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.075    -0.522    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_12
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.075    -0.522    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_14
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
    SLICE_X75Y56         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.568    -0.596    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.399    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_16
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.840    -0.833    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.596    
    SLICE_X67Y56         FDRE (Hold_fdre_C_D)         0.075    -0.521    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y44     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y44     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.774ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.526ns  (logic 0.801ns (22.719%)  route 2.725ns (77.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 36.595 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.966    22.889    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.153    23.042 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.811    23.853    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X63Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.509    36.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.376    36.971    
                         clock uncertainty           -0.035    36.935    
    SLICE_X63Y52         FDCE (Setup_fdce_C_D)       -0.308    36.627    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -23.853    
  -------------------------------------------------------------------
                         slack                                 12.774    

Slack (MET) :             13.359ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.280ns  (logic 0.800ns (24.392%)  route 2.480ns (75.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.532    23.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.152    23.607 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.607    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X64Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X64Y51         FDCE (Setup_fdce_C_D)        0.047    36.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                 13.359    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.739ns  (logic 0.648ns (23.659%)  route 2.091ns (76.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 36.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 20.327 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.629    20.327    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X62Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.524    20.851 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.948    21.799    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    21.923 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.143    23.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.510    36.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X67Y51         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.359    36.955    
                         clock uncertainty           -0.035    36.919    
    SLICE_X67Y51         FDCE (Setup_fdce_C_CE)      -0.205    36.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -23.066    
  -------------------------------------------------------------------
                         slack                                 13.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.568%)  route 0.234ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.633     1.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X65Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.234     1.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X64Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.839     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.129     1.636    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.072     1.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.561     1.363    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X55Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.504 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.117     1.621    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X56Y59         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y59         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.358     1.400    
    SLICE_X56Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.509    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.561     1.363    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X55Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.560    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X55Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.831     1.757    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X55Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.394     1.363    
    SLICE_X55Y59         FDPE (Hold_fdpe_C_D)         0.075     1.438    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.364    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.617    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y59         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y59         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.381     1.377    
    SLICE_X56Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.492    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.488%)  route 0.256ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.633     1.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X63Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.256     1.833    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X63Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.838     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.129     1.635    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.070     1.705    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.046%)  route 0.115ns (44.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.566     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X63Y53         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.624    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X64Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.839     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y52         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.358     1.407    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.066     1.473    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.567     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X64Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.141     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.120     1.630    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X63Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.838     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y51         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.358     1.406    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.066     1.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.633     1.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X65Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.274     1.851    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X64Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.839     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y50         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.129     1.636    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.047     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.626     1.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     1.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.124     1.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X59Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.900     1.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.382     1.443    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.072     1.515    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.624     1.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.590 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.100     1.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X59Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.897     1.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.382     1.440    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.070     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X67Y51   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y52   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y52   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y52   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y52   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y51   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X66Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y37   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y41   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y46   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y59   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y59   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.457ns  (logic 0.942ns (17.262%)  route 4.515ns (82.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 36.527 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.777    24.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.194    36.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.235    36.762    
                         clock uncertainty           -0.035    36.727    
    SLICE_X60Y40         FDCE (Setup_fdce_C_CE)      -0.295    36.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.432    
                         arrival time                         -24.688    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.152ns  (logic 0.942ns (18.283%)  route 4.210ns (81.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 36.287 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.473    24.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.954    36.287    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.235    36.522    
                         clock uncertainty           -0.035    36.487    
    SLICE_X59Y42         FDCE (Setup_fdce_C_CE)      -0.298    36.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -24.384    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.152ns  (logic 0.942ns (18.283%)  route 4.210ns (81.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 36.287 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.473    24.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.954    36.287    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y42         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.235    36.522    
                         clock uncertainty           -0.035    36.487    
    SLICE_X59Y42         FDCE (Setup_fdce_C_CE)      -0.298    36.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.189    
                         arrival time                         -24.384    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.028ns  (logic 0.942ns (18.735%)  route 4.086ns (81.265%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 36.157 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.348    24.260    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.824    36.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.325    36.482    
                         clock uncertainty           -0.035    36.447    
    SLICE_X60Y47         FDCE (Setup_fdce_C_CE)      -0.295    36.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.152    
                         arrival time                         -24.260    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             12.008ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.599ns  (logic 0.942ns (20.482%)  route 3.657ns (79.518%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.680    22.792    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.915    23.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X60Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.601    35.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.235    36.169    
                         clock uncertainty           -0.035    36.134    
    SLICE_X60Y49         FDCE (Setup_fdce_C_CE)      -0.295    35.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 12.008    

Slack (MET) :             12.008ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.599ns  (logic 0.942ns (20.482%)  route 3.657ns (79.518%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 35.934 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.680    22.792    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.915    23.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X60Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.601    35.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y49         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.235    36.169    
                         clock uncertainty           -0.035    36.134    
    SLICE_X60Y49         FDCE (Setup_fdce_C_CE)      -0.295    35.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.839    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 12.008    

Slack (MET) :             12.114ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.121ns  (logic 0.942ns (18.396%)  route 4.179ns (81.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 36.472 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.441    24.352    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.139    36.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.325    36.797    
                         clock uncertainty           -0.035    36.762    
    SLICE_X58Y41         FDCE (Setup_fdce_C_CE)      -0.295    36.467    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.467    
                         arrival time                         -24.352    
  -------------------------------------------------------------------
                         slack                                 12.114    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.822ns  (logic 0.942ns (19.536%)  route 3.880ns (80.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 36.186 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.142    24.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.853    36.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y48         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.325    36.511    
                         clock uncertainty           -0.035    36.475    
    SLICE_X58Y48         FDCE (Setup_fdce_C_CE)      -0.295    36.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.180    
                         arrival time                         -24.053    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.841ns  (logic 0.942ns (19.457%)  route 3.899ns (80.543%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 36.715 - 33.333 ) 
    Source Clock Delay      (SCD):    2.565ns = ( 19.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.565    19.232    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.340    19.572 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=9, routed)           1.092    20.663    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y56         LUT3 (Prop_lut3_I2_O)        0.152    20.815 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.971    21.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X63Y54         LUT4 (Prop_lut4_I1_O)        0.326    22.112 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.675    22.787    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.124    22.911 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.162    24.073    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X65Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          3.382    36.715    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X65Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.325    37.040    
                         clock uncertainty           -0.035    37.004    
    SLICE_X65Y41         FDCE (Setup_fdce_C_CE)      -0.298    36.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                         -24.073    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.667ns  (logic 0.816ns (22.251%)  route 2.851ns (77.749%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 35.393 - 33.333 ) 
    Source Clock Delay      (SCD):    2.288ns = ( 18.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.288    18.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.340    19.294 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.004    20.299    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.148    20.447 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0_i_2/O
                         net (fo=5, routed)           1.234    21.681    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.328    22.009 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.613    22.622    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X63Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.060    35.393    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
                         clock pessimism              0.279    35.672    
                         clock uncertainty           -0.035    35.637    
    SLICE_X63Y58         FDCE (Setup_fdce_C_CE)      -0.298    35.339    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]
  -------------------------------------------------------------------
                         required time                         35.339    
                         arrival time                         -22.622    
  -------------------------------------------------------------------
                         slack                                 12.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.157ns (26.859%)  route 0.428ns (73.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 17.920 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.252    18.151    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.253    17.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.808    
    SLICE_X63Y57         FDCE (Hold_fdce_C_CE)       -0.075    17.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.157ns (26.859%)  route 0.428ns (73.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 17.920 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.252    18.151    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.253    17.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.808    
    SLICE_X63Y57         FDCE (Hold_fdce_C_CE)       -0.075    17.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.157ns (26.859%)  route 0.428ns (73.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 17.920 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.252    18.151    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.253    17.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.808    
    SLICE_X63Y57         FDCE (Hold_fdce_C_CE)       -0.075    17.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.157ns (26.859%)  route 0.428ns (73.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 17.920 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.252    18.151    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.253    17.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.808    
    SLICE_X63Y57         FDCE (Hold_fdce_C_CE)       -0.075    17.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.151    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.878%)  route 0.368ns (70.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 17.796 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.092    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130    17.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.684    
    SLICE_X62Y59         FDCE (Hold_fdce_C_CE)       -0.073    17.611    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.611    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.878%)  route 0.368ns (70.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 17.796 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.092    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130    17.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.684    
    SLICE_X62Y59         FDCE (Hold_fdce_C_CE)       -0.073    17.611    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.611    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.878%)  route 0.368ns (70.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 17.796 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.092    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130    17.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.684    
    SLICE_X62Y59         FDCE (Hold_fdce_C_CE)       -0.073    17.611    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.611    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.878%)  route 0.368ns (70.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 17.796 - 16.667 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 17.566 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.900    17.566    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X63Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.112    17.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.176    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.092    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.130    17.796    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.112    17.684    
    SLICE_X62Y59         FDCE (Hold_fdce_C_CE)       -0.073    17.611    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.611    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.157ns (26.386%)  route 0.438ns (73.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.076     1.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.112     1.188 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.438     1.626    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X63Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.671 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.671    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X63Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.235     1.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.159     1.076    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.056     1.132    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.157ns (20.312%)  route 0.616ns (79.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.243     1.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDCE (Prop_fdce_C_Q)         0.112     1.355 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.616     1.971    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X61Y57         LUT3 (Prop_lut3_I2_O)        0.045     2.016 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X61Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.419     1.419    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.176     1.243    
    SLICE_X61Y57         FDCE (Hold_fdce_C_D)         0.056     1.299    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y58  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y56  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y61  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y61  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y61  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y61  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y49  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y49  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y41  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y59  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y59  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y57  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y57  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y57  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y59  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y59  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y59  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y57  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :          989  Failing Endpoints,  Worst Slack       -2.132ns,  Total Violation    -1325.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.132ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.135ns (30.248%)  route 4.923ns (69.752%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.474     5.822    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.148 r  design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1/O
                         net (fo=1, routed)           0.000     6.148    design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.981    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.035     4.016    design_1_i/unroll_mem_0/U0/data_tmp_reg[539]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.132    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.135ns (30.269%)  route 4.918ns (69.731%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.469     5.817    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.143 r  design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1/O
                         net (fo=1, routed)           0.000     6.143    design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.981    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.034     4.015    design_1_i/unroll_mem_0/U0/data_tmp_reg[795]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.169ns (30.834%)  route 4.865ns (69.166%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.563     5.795    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.126 r  design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.967    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[311]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.169ns (31.030%)  route 4.821ns (68.970%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.519     5.750    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.081 r  design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1/O
                         net (fo=1, routed)           0.000     6.081    design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.967    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.035     4.002    design_1_i/unroll_mem_0/U0/data_tmp_reg[183]
  -------------------------------------------------------------------
                         required time                          4.002    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.169ns (31.052%)  route 4.816ns (68.948%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.514     5.745    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.076 r  design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1/O
                         net (fo=1, routed)           0.000     6.076    design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.967    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[567]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.051ns (28.970%)  route 5.029ns (71.030%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.630    -0.910    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.647     0.256    design_1_i/addr_mux_0/U0/addr_1[3]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.380 r  design_1_i/addr_mux_0/U0/addr_out[3]_INST_0/O
                         net (fo=18, routed)          1.149     1.529    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/A3
    SLICE_X70Y85         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     1.653 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/LOW/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/O0
    SLICE_X70Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     1.894 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/F7/O
                         net (fo=11, routed)          0.563     2.457    design_1_i/unroll_mem_0/U0/data_in[8]
    SLICE_X71Y87         LUT5 (Prop_lut5_I3_O)        0.298     2.755 r  design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5/O
                         net (fo=7, routed)           0.981     3.735    design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5_n_0
    SLICE_X74Y87         LUT5 (Prop_lut5_I2_O)        0.150     3.885 r  design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4/O
                         net (fo=3, routed)           0.692     4.577    design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4_n_0
    SLICE_X76Y88         LUT3 (Prop_lut3_I2_O)        0.348     4.925 r  design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4/O
                         net (fo=3, routed)           0.551     5.476    design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4_n_0
    SLICE_X78Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.600 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2/O
                         net (fo=4, routed)           0.446     6.046    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1/O
                         net (fo=1, routed)           0.000     6.170    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1_n_0
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.598     3.578    design_1_i/unroll_mem_0/U0/clk
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.137    
                         clock uncertainty           -0.074     4.064    
    SLICE_X79Y89         FDRE (Setup_fdre_C_D)        0.034     4.098    design_1_i/unroll_mem_0/U0/data_tmp_reg[897]
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.169ns (31.109%)  route 4.803ns (68.891%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.501     5.733    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.064 r  design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1/O
                         net (fo=1, routed)           0.000     6.064    design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.966    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.035     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[823]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.169ns (31.168%)  route 4.790ns (68.832%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.488     5.719    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.050 r  design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1/O
                         net (fo=1, routed)           0.000     6.050    design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.967    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.034     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[439]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.026ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.169ns (31.277%)  route 4.766ns (68.723%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.464     5.695    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.026 r  design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.966    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 -2.026    

Slack (VIOLATED) :        -2.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.169ns (31.295%)  route 4.762ns (68.705%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.460     5.691    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.022 r  design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1/O
                         net (fo=1, routed)           0.000     6.022    design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.966    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.032     3.998    design_1_i/unroll_mem_0/U0/data_tmp_reg[695]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 -2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[16]
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.355 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/axi_gpio_0/U0/GPIO_DBus[16]
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.075    -0.523    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.595    -0.569    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.868    -0.805    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.569    
    SLICE_X77Y60         FDRE (Hold_fdre_C_D)         0.075    -0.494    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.564    -0.600    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.238    -0.600    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_7
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
    SLICE_X71Y60         FDRE (Hold_fdre_C_D)         0.075    -0.523    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_9
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
    SLICE_X75Y54         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_11
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.075    -0.522    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_12
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.075    -0.522    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_14
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
    SLICE_X75Y56         FDRE (Hold_fdre_C_D)         0.075    -0.492    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.568    -0.596    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.399    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_16
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.840    -0.833    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.596    
    SLICE_X67Y56         FDRE (Hold_fdre_C_D)         0.075    -0.521    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y46     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y44     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y44     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y35     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y34     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :          989  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation    -1326.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.135ns (30.248%)  route 4.923ns (69.752%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.474     5.822    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.148 r  design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1/O
                         net (fo=1, routed)           0.000     6.148    design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.035     4.015    design_1_i/unroll_mem_0/U0/data_tmp_reg[539]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.135ns (30.269%)  route 4.918ns (69.731%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.469     5.817    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.143 r  design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1/O
                         net (fo=1, routed)           0.000     6.143    design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.034     4.014    design_1_i/unroll_mem_0/U0/data_tmp_reg[795]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.169ns (30.834%)  route 4.865ns (69.166%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.563     5.795    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.126 r  design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[311]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.169ns (31.030%)  route 4.821ns (68.970%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.519     5.750    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.081 r  design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1/O
                         net (fo=1, routed)           0.000     6.081    design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.035     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[183]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.169ns (31.052%)  route 4.816ns (68.948%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.514     5.745    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.076 r  design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1/O
                         net (fo=1, routed)           0.000     6.076    design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[567]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.051ns (28.970%)  route 5.029ns (71.030%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.630    -0.910    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.647     0.256    design_1_i/addr_mux_0/U0/addr_1[3]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.380 r  design_1_i/addr_mux_0/U0/addr_out[3]_INST_0/O
                         net (fo=18, routed)          1.149     1.529    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/A3
    SLICE_X70Y85         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     1.653 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/LOW/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/O0
    SLICE_X70Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     1.894 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/F7/O
                         net (fo=11, routed)          0.563     2.457    design_1_i/unroll_mem_0/U0/data_in[8]
    SLICE_X71Y87         LUT5 (Prop_lut5_I3_O)        0.298     2.755 r  design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5/O
                         net (fo=7, routed)           0.981     3.735    design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5_n_0
    SLICE_X74Y87         LUT5 (Prop_lut5_I2_O)        0.150     3.885 r  design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4/O
                         net (fo=3, routed)           0.692     4.577    design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4_n_0
    SLICE_X76Y88         LUT3 (Prop_lut3_I2_O)        0.348     4.925 r  design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4/O
                         net (fo=3, routed)           0.551     5.476    design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4_n_0
    SLICE_X78Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.600 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2/O
                         net (fo=4, routed)           0.446     6.046    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1/O
                         net (fo=1, routed)           0.000     6.170    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1_n_0
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.598     3.578    design_1_i/unroll_mem_0/U0/clk
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.137    
                         clock uncertainty           -0.074     4.063    
    SLICE_X79Y89         FDRE (Setup_fdre_C_D)        0.034     4.097    design_1_i/unroll_mem_0/U0/data_tmp_reg[897]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.064ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.169ns (31.109%)  route 4.803ns (68.891%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.501     5.733    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.064 r  design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1/O
                         net (fo=1, routed)           0.000     6.064    design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.035     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[823]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.064    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.169ns (31.168%)  route 4.790ns (68.832%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.488     5.719    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.050 r  design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1/O
                         net (fo=1, routed)           0.000     6.050    design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[439]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.169ns (31.277%)  route 4.766ns (68.723%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.464     5.695    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.026 r  design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.034     3.999    design_1_i/unroll_mem_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.169ns (31.295%)  route 4.762ns (68.705%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.460     5.691    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.022 r  design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1/O
                         net (fo=1, routed)           0.000     6.022    design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.032     3.997    design_1_i/unroll_mem_0/U0/data_tmp_reg[695]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 -2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[16]
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.355 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/axi_gpio_0/U0/GPIO_DBus[16]
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.120    -0.390    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.595    -0.569    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.868    -0.805    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X77Y60         FDRE (Hold_fdre_C_D)         0.075    -0.420    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.564    -0.600    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.075    -0.451    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_7
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X71Y60         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_9
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X75Y54         FDRE (Hold_fdre_C_D)         0.075    -0.418    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_11
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_12
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_14
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X75Y56         FDRE (Hold_fdre_C_D)         0.075    -0.418    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.568    -0.596    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.399    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_16
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.840    -0.833    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X67Y56         FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :          989  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation    -1326.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 2.135ns (30.248%)  route 4.923ns (69.752%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.474     5.822    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.148 r  design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1/O
                         net (fo=1, routed)           0.000     6.148    design_1_i/unroll_mem_0/U0/data_tmp[539]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[539]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.035     4.015    design_1_i/unroll_mem_0/U0/data_tmp_reg[539]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 2.135ns (30.269%)  route 4.918ns (69.731%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 3.478 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.629    -0.911    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=953, routed)         0.615     0.160    design_1_i/addr_mux_0/U0/sel
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.124     0.284 r  design_1_i/addr_mux_0/U0/addr_out[0]_INST_0/O
                         net (fo=18, routed)          1.094     1.378    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/A0
    SLICE_X70Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     1.502 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/LOW/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/O0
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I0_O)      0.241     1.743 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_4_4/F7/O
                         net (fo=4, routed)           0.664     2.407    design_1_i/unroll_mem_0/U0/data_in[4]
    SLICE_X69Y87         LUT6 (Prop_lut6_I0_O)        0.298     2.705 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6/O
                         net (fo=2, routed)           0.646     3.351    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_6_n_0
    SLICE_X69Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.475 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5/O
                         net (fo=5, routed)           0.588     4.063    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_5_n_0
    SLICE_X70Y84         LUT4 (Prop_lut4_I3_O)        0.117     4.180 r  design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4/O
                         net (fo=16, routed)          0.842     5.022    design_1_i/unroll_mem_0/U0/data_tmp[1147]_i_4_n_0
    SLICE_X71Y78         LUT5 (Prop_lut5_I2_O)        0.325     5.347 r  design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2/O
                         net (fo=4, routed)           0.469     5.817    design_1_i/unroll_mem_0/U0/data_tmp[1051]_i_2_n_0
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.326     6.143 r  design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1/O
                         net (fo=1, routed)           0.000     6.143    design_1_i/unroll_mem_0/U0/data_tmp[795]_i_1_n_0
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.498     3.478    design_1_i/unroll_mem_0/U0/clk
    SLICE_X71Y77         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[795]/C  (IS_INVERTED)
                         clock pessimism              0.576     4.054    
                         clock uncertainty           -0.074     3.980    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.034     4.014    design_1_i/unroll_mem_0/U0/data_tmp_reg[795]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.169ns (30.834%)  route 4.865ns (69.166%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.563     5.795    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.126 r  design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1/O
                         net (fo=1, routed)           0.000     6.126    design_1_i/unroll_mem_0/U0/data_tmp[311]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[311]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[311]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 2.169ns (31.030%)  route 4.821ns (68.970%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.519     5.750    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.081 r  design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1/O
                         net (fo=1, routed)           0.000     6.081    design_1_i/unroll_mem_0/U0/data_tmp[183]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[183]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.035     4.001    design_1_i/unroll_mem_0/U0/data_tmp_reg[183]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.169ns (31.052%)  route 4.816ns (68.948%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.514     5.745    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I1_O)        0.331     6.076 r  design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1/O
                         net (fo=1, routed)           0.000     6.076    design_1_i/unroll_mem_0/U0/data_tmp[567]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[567]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[567]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.051ns (28.970%)  route 5.029ns (71.030%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=1 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 3.578 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.630    -0.910    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=4, routed)           0.647     0.256    design_1_i/addr_mux_0/U0/addr_1[3]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.124     0.380 r  design_1_i/addr_mux_0/U0/addr_out[3]_INST_0/O
                         net (fo=18, routed)          1.149     1.529    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/A3
    SLICE_X70Y85         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124     1.653 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/LOW/O
                         net (fo=1, routed)           0.000     1.653    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/O0
    SLICE_X70Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     1.894 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_8_8/F7/O
                         net (fo=11, routed)          0.563     2.457    design_1_i/unroll_mem_0/U0/data_in[8]
    SLICE_X71Y87         LUT5 (Prop_lut5_I3_O)        0.298     2.755 r  design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5/O
                         net (fo=7, routed)           0.981     3.735    design_1_i/unroll_mem_0/U0/data_tmp[1029]_i_5_n_0
    SLICE_X74Y87         LUT5 (Prop_lut5_I2_O)        0.150     3.885 r  design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4/O
                         net (fo=3, routed)           0.692     4.577    design_1_i/unroll_mem_0/U0/data_tmp[993]_i_4_n_0
    SLICE_X76Y88         LUT3 (Prop_lut3_I2_O)        0.348     4.925 r  design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4/O
                         net (fo=3, routed)           0.551     5.476    design_1_i/unroll_mem_0/U0/data_tmp[1025]_i_4_n_0
    SLICE_X78Y88         LUT5 (Prop_lut5_I4_O)        0.124     5.600 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2/O
                         net (fo=4, routed)           0.446     6.046    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_2_n_0
    SLICE_X79Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.170 r  design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1/O
                         net (fo=1, routed)           0.000     6.170    design_1_i/unroll_mem_0/U0/data_tmp[897]_i_1_n_0
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.598     3.578    design_1_i/unroll_mem_0/U0/clk
    SLICE_X79Y89         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[897]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.137    
                         clock uncertainty           -0.074     4.063    
    SLICE_X79Y89         FDRE (Setup_fdre_C_D)        0.034     4.097    design_1_i/unroll_mem_0/U0/data_tmp_reg[897]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.064ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 2.169ns (31.109%)  route 4.803ns (68.891%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.501     5.733    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.064 r  design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1/O
                         net (fo=1, routed)           0.000     6.064    design_1_i/unroll_mem_0/U0/data_tmp[823]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[823]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.035     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[823]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.064    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 2.169ns (31.168%)  route 4.790ns (68.832%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 3.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.488     5.719    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.050 r  design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1/O
                         net (fo=1, routed)           0.000     6.050    design_1_i/unroll_mem_0/U0/data_tmp[439]_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.501     3.481    design_1_i/unroll_mem_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[439]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.040    
                         clock uncertainty           -0.074     3.966    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)        0.034     4.000    design_1_i/unroll_mem_0/U0/data_tmp_reg[439]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.169ns (31.277%)  route 4.766ns (68.723%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.464     5.695    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.026 r  design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1/O
                         net (fo=1, routed)           0.000     6.026    design_1_i/unroll_mem_0/U0/data_tmp[55]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.034     3.999    design_1_i/unroll_mem_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 2.169ns (31.295%)  route 4.762ns (68.705%))
  Logic Levels:           8  (LUT3=3 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.631    -0.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=4, routed)           0.647     0.194    design_1_i/addr_mux_0/U0/addr_1[4]
    SLICE_X71Y88         LUT3 (Prop_lut3_I0_O)        0.150     0.344 r  design_1_i/addr_mux_0/U0/addr_out[4]_INST_0/O
                         net (fo=18, routed)          0.946     1.290    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/A4
    SLICE_X70Y89         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322     1.612 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/HIGH/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/O1
    SLICE_X70Y89         MUXF7 (Prop_muxf7_I1_O)      0.247     1.859 r  design_1_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_2_2/F7/O
                         net (fo=4, routed)           0.841     2.700    design_1_i/unroll_mem_0/U0/data_in[2]
    SLICE_X70Y85         LUT6 (Prop_lut6_I3_O)        0.298     2.998 r  design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4/O
                         net (fo=6, routed)           0.675     3.673    design_1_i/unroll_mem_0/U0/data_tmp[995]_i_4_n_0
    SLICE_X68Y85         LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11/O
                         net (fo=3, routed)           0.599     4.395    design_1_i/unroll_mem_0/U0/data_tmp[1151]_i_11_n_0
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5/O
                         net (fo=4, routed)           0.595     5.114    design_1_i/unroll_mem_0/U0/data_tmp[1143]_i_5_n_0
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.117     5.231 r  design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2/O
                         net (fo=7, routed)           0.460     5.691    design_1_i/unroll_mem_0/U0/data_tmp[1079]_i_2_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I1_O)        0.331     6.022 r  design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1/O
                         net (fo=1, routed)           0.000     6.022    design_1_i/unroll_mem_0/U0/data_tmp[695]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        1.500     3.480    design_1_i/unroll_mem_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/unroll_mem_0/U0/data_tmp_reg[695]/C  (IS_INVERTED)
                         clock pessimism              0.559     4.039    
                         clock uncertainty           -0.074     3.965    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.032     3.997    design_1_i/unroll_mem_0/U0/data_tmp_reg[695]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 -2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[15]/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[16]
    SLICE_X70Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.355 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/axi_gpio_0/U0/GPIO_DBus[16]
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X70Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X70Y57         FDRE (Hold_fdre_C_D)         0.120    -0.390    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_12
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.595    -0.569    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_1
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.868    -0.805    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X77Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X77Y60         FDRE (Hold_fdre_C_D)         0.075    -0.420    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.564    -0.600    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_5
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.835    -0.838    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X71Y63         FDRE (Hold_fdre_C_D)         0.075    -0.451    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.566    -0.598    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.401    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_7
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.838    -0.835    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X71Y60         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X71Y60         FDRE (Hold_fdre_C_D)         0.075    -0.449    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_level_out_bus_d2_9
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X75Y54         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X75Y54         FDRE (Hold_fdre_C_D)         0.075    -0.418    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_11
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y57         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.567    -0.597    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.400    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_12
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.839    -0.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y58         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.597    -0.567    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.370    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_14
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.870    -0.803    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X75Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X75Y56         FDRE (Hold_fdre_C_D)         0.075    -0.418    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.568    -0.596    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.399    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_16
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2941, routed)        0.840    -0.833    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y56         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X67Y56         FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.088ns  (logic 0.464ns (22.221%)  route 1.624ns (77.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 35.426 - 33.333 ) 
    Source Clock Delay      (SCD):    2.288ns = ( 18.954 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.288    18.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.340    19.294 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.004    20.299    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.124    20.423 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.620    21.043    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X62Y56         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          2.093    35.426    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.235    35.661    
                         clock uncertainty           -0.035    35.626    
    SLICE_X62Y56         FDCE (Recov_fdce_C_CLR)     -0.445    35.181    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.181    
                         arrival time                         -21.043    
  -------------------------------------------------------------------
                         slack                                 14.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.353ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.744ns  (logic 0.157ns (21.098%)  route 0.587ns (78.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.985ns = ( 17.651 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          0.985    17.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X63Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.112    17.763 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.382    18.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.045    18.191 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.205    18.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X62Y56         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=41, routed)          1.235     1.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.104     1.131    
                         clock uncertainty            0.035     1.167    
    SLICE_X62Y56         FDCE (Remov_fdce_C_CLR)     -0.124     1.043    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                          18.396    
  -------------------------------------------------------------------
                         slack                                 17.353    





