[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5722       tick       3705818       1632690       1575662       3705818 
      2   5722       tick       5435879       2504700       2485667       5435879 
      3   5722       tick       5441116       2506703       2488518       5441116 
      4   5722       tick       5436374       2504816       2484535       5436374 
      5   5722       tick       5434385       2502949       2487254       5434385 
      6   5722       tick       5444218       2507471       2490403       5444218 
      7   5722       tick       5433072       2502226       2485485       5433072 
      8   5722       tick       5442527       2506898       2485138       5442527 
      9   5722       tick       5439040       2503502       2481156       5439040 
     10   5722       tick       5443397       2507430       2491722       5443397 
     11   5722       tick       5428758       2500899       2478780       5428758 
     12   5722       tick       5439997       2505979       2488753       5439997 
     13   5722       tick       5424916       2499808       2480556       5424916 
     14   5722       tick       5420953       2496522       2461706       5420953 
     15   5722       tick       5427812       2499590       2464762       5427812 
     16   5722       tick       5425920       2498461       2445285       5425920 
     17   5722       tick       5432972       2503216       2469377       5432972 
     18   5722       tick       5423563       2498216       2481782       5423563 
     19   5722       exit       1962931        904198        892694       1962931 
