// Seed: 3348221470
module module_0;
  tri0 id_1;
  ;
  logic id_2 = -1;
  assign id_1 = -1'b0;
  logic id_3 = id_1 || id_1;
  assign id_1 = ~1 & id_2 ? 1 : id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  or primCall (id_1, id_10, id_2, id_4, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
  inout wire id_5;
  inout reg id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_12 = 1;
  wire [~  1 : id_11] id_13;
  parameter id_14 = -1;
  logic id_15;
  ;
  wire id_16, id_17, id_18;
  always id_4 <= 1;
endmodule
