###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:02:21 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.967
- Setup                         1.030
+ Phase Shift                   3.000
= Required Time                 2.936
- Arrival Time                  3.881
= Slack Time                   -0.945
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.845 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.697 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.332 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    0.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.067 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.176 | 0.139 |   2.864 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.222 | 0.178 |   3.041 |    2.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.162 | 0.114 |   3.155 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.138 |   3.293 |    2.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.444 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   3.724 |    2.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0         | A ^ -> Y v     | MUX2X1   | 0.214 | 0.157 |   3.881 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.214 | 0.001 |   3.881 |    2.936 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.045 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    1.193 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.557 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.013 |   0.967 |    1.911 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
- Setup                         0.969
+ Phase Shift                   3.000
= Required Time                 3.016
- Arrival Time                  3.869
= Slack Time                   -0.853
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.753 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.605 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.241 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    0.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.158 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1770_0         | B ^ -> Y v     | OAI22X1  | 0.169 | 0.145 |   2.869 |    2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | A v -> Y ^     | NOR2X1   | 0.220 | 0.180 |   3.050 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C ^ -> Y v     | NAND3X1  | 0.141 | 0.087 |   3.137 |    2.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   3.279 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   3.447 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   3.710 |    2.857 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.211 | 0.158 |   3.868 |    3.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.211 | 0.001 |   3.869 |    3.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    1.101 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.466 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.038 |   0.985 |    1.838 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.989
- Setup                         0.899
+ Phase Shift                   3.000
= Required Time                 3.090
- Arrival Time                  3.877
= Slack Time                   -0.787
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.687 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.539 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.174 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.224 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    1.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1770_0         | B ^ -> Y v     | OAI22X1  | 0.169 | 0.145 |   2.869 |    2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | A v -> Y ^     | NOR2X1   | 0.220 | 0.180 |   3.050 |    2.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C ^ -> Y v     | NAND3X1  | 0.141 | 0.087 |   3.137 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   3.279 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   3.447 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   3.710 |    2.923 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.211 | 0.166 |   3.877 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.211 | 0.000 |   3.877 |    3.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.887 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    1.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.400 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.392 | 0.033 |   0.989 |    1.776 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
- Setup                         0.642
+ Phase Shift                   3.000
= Required Time                 3.383
- Arrival Time                  4.017
= Slack Time                   -0.634
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.534 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.386 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.022 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.377 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1429_0         | A ^ -> Y ^     | OR2X1    | 0.108 | 0.233 |   2.958 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | B ^ -> Y v     | NAND2X1  | 0.136 | 0.120 |   3.078 |    2.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B v -> Y ^     | NOR3X1   | 0.160 | 0.142 |   3.219 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C ^ -> Y v     | NAND3X1  | 0.193 | 0.122 |   3.341 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B v -> Y v     | AND2X2   | 0.195 | 0.347 |   3.688 |    3.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A v -> Y ^     | INVX8    | 0.183 | 0.174 |   3.861 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0         | B ^ -> Y v     | AOI21X1  | 0.199 | 0.155 |   4.016 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.199 | 0.001 |   4.017 |    3.383 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.734 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.882 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.247 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.987
- Setup                         0.695
+ Phase Shift                   3.000
= Required Time                 3.292
- Arrival Time                  3.901
= Slack Time                   -0.609
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.509 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.361 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.004 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.403 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.176 | 0.139 |   2.864 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.222 | 0.178 |   3.041 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.162 | 0.114 |   3.155 |    2.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.138 |   3.293 |    2.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.444 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   3.724 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0          | B ^ -> Y v     | AOI21X1  | 0.197 | 0.177 |   3.900 |    3.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.197 | 0.001 |   3.901 |    3.292 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.709 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.857 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.221 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.366 | 0.033 |   0.987 |    1.596 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.012
- Setup                         0.677
+ Phase Shift                   3.000
= Required Time                 3.335
- Arrival Time                  3.942
= Slack Time                   -0.607
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.507 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.359 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.006 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.405 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.164 | 0.149 |   2.874 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.253 | 0.205 |   3.079 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.131 | 0.094 |   3.173 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.207 | 0.154 |   3.327 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.488 |    2.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   3.762 |    3.155 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B ^ -> Y v     | AOI21X1  | 0.198 | 0.180 |   3.942 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   3.942 |    3.335 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.707 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.855 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.219 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.056 |   1.012 |    1.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
- Setup                         0.725
+ Phase Shift                   3.000
= Required Time                 3.260
- Arrival Time                  3.854
= Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.494 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.346 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.018 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.417 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1770_0         | B ^ -> Y v     | OAI22X1  | 0.169 | 0.145 |   2.869 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | A v -> Y ^     | NOR2X1   | 0.220 | 0.180 |   3.050 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C ^ -> Y v     | NAND3X1  | 0.141 | 0.087 |   3.137 |    2.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   3.279 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   3.447 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   3.710 |    3.116 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A ^ -> Y v     | MUX2X1   | 0.198 | 0.144 |   3.854 |    3.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.198 | 0.001 |   3.854 |    3.260 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.842 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.207 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.039 |   0.985 |    1.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.994
- Setup                         0.689
+ Phase Shift                   3.000
= Required Time                 3.304
- Arrival Time                  3.887
= Slack Time                   -0.583
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.483 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.335 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.030 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.429 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.176 | 0.139 |   2.864 |    2.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.222 | 0.178 |   3.041 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.162 | 0.114 |   3.155 |    2.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.138 |   3.293 |    2.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.444 |    2.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   3.724 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0          | B ^ -> Y v     | AOI21X1  | 0.197 | 0.163 |   3.887 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.197 | 0.000 |   3.887 |    3.304 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.683 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.831 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.195 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.375 | 0.020 |   0.994 |    1.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.983
- Setup                         0.693
+ Phase Shift                   3.000
= Required Time                 3.290
- Arrival Time                  3.859
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.469 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.321 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.044 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.443 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2366_0         | B ^ -> Y v     | OAI22X1  | 0.170 | 0.152 |   2.877 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | A v -> Y ^     | NOR2X1   | 0.205 | 0.176 |   3.052 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C ^ -> Y v     | NAND3X1  | 0.130 | 0.079 |   3.131 |    2.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A v -> Y ^     | NAND2X1  | 0.146 | 0.149 |   3.280 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B ^ -> Y v     | NAND2X1  | 0.186 | 0.160 |   3.440 |    2.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.287 | 0.243 |   3.683 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2299_0         | B ^ -> Y v     | AOI21X1  | 0.196 | 0.175 |   3.858 |    3.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.196 | 0.000 |   3.859 |    3.290 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.669 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.817 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.181 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.037 |   0.983 |    1.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.006
- Setup                         0.675
+ Phase Shift                   3.000
= Required Time                 3.331
- Arrival Time                  3.896
= Slack Time                   -0.566
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.466 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.317 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.047 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.446 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.164 | 0.149 |   2.874 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.253 | 0.205 |   3.079 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.131 | 0.094 |   3.173 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.207 | 0.154 |   3.327 |    2.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.488 |    2.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   3.762 |    3.196 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A ^ -> Y v     | MUX2X1   | 0.198 | 0.134 |   3.896 |    3.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   3.896 |    3.331 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.666 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.814 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.178 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.050 |   1.006 |    1.571 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.986
- Setup                         0.652
+ Phase Shift                   3.000
= Required Time                 3.334
- Arrival Time                  3.895
= Slack Time                   -0.561
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.461 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.312 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.052 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.451 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1770_0         | B ^ -> Y v     | OAI22X1  | 0.169 | 0.145 |   2.869 |    2.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | A v -> Y ^     | NOR2X1   | 0.220 | 0.180 |   3.050 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C ^ -> Y v     | NAND3X1  | 0.141 | 0.087 |   3.137 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B v -> Y ^     | NAND2X1  | 0.149 | 0.142 |   3.279 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   3.447 |    2.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   3.710 |    3.150 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B ^ -> Y v     | AOI21X1  | 0.196 | 0.184 |   3.894 |    3.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.196 | 0.001 |   3.895 |    3.334 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.661 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.809 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.173 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.390 | 0.030 |   0.986 |    1.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.012
- Setup                         0.574
+ Phase Shift                   3.000
= Required Time                 3.438
- Arrival Time                  3.974
= Slack Time                   -0.536
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.436 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.288 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.077 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.476 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX4    | 0.075 | 0.229 |   2.953 |    2.417 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.180 | 0.127 |   3.080 |    2.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.110 | 0.115 |   3.195 |    2.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.130 | 0.099 |   3.293 |    2.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.174 | 0.125 |   3.418 |    2.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.191 | 0.166 |   3.584 |    3.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.295 | 0.247 |   3.830 |    3.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | A ^ -> Y v     | MUX2X1   | 0.191 | 0.143 |   3.973 |    3.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   3.974 |    3.438 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.784 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.148 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.397 | 0.056 |   1.012 |    1.548 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.016
- Setup                         0.654
+ Phase Shift                   3.000
= Required Time                 3.362
- Arrival Time                  3.898
= Slack Time                   -0.535
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.435 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.287 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.077 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.476 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.164 | 0.149 |   2.874 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.253 | 0.205 |   3.079 |    2.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.131 | 0.094 |   3.173 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.207 | 0.154 |   3.327 |    2.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.488 |    2.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   3.762 |    3.226 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A ^ -> Y v     | MUX2X1   | 0.196 | 0.136 |   3.897 |    3.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.196 | 0.000 |   3.898 |    3.362 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.784 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.148 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.396 | 0.060 |   1.016 |    1.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.990
- Setup                         0.616
+ Phase Shift                   3.000
= Required Time                 3.374
- Arrival Time                  3.908
= Slack Time                   -0.534
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.434 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.285 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.079 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.478 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1173_0         | B ^ -> Y v     | OAI22X1  | 0.176 | 0.139 |   2.864 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | A v -> Y ^     | NOR2X1   | 0.222 | 0.178 |   3.041 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C ^ -> Y v     | NAND3X1  | 0.162 | 0.114 |   3.155 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A v -> Y ^     | NAND2X1  | 0.119 | 0.138 |   3.293 |    2.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B ^ -> Y v     | NAND2X1  | 0.177 | 0.151 |   3.444 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   3.724 |    3.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0          | B ^ -> Y v     | AOI21X1  | 0.194 | 0.184 |   3.907 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.194 | 0.000 |   3.908 |    3.374 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.782 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.146 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    1.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.397 | 0.009 |   0.990 |    1.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.991
- Setup                         0.418
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  4.090
= Slack Time                   -0.517
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.417 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.269 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.095 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.494 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.607 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.267 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   3.545 |    3.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   3.749 |    3.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.188 | 0.184 |   3.933 |    3.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                  | A v -> Y ^     | MUX2X1   | 0.162 | 0.156 |   4.089 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.162 | 0.001 |   4.090 |    3.573 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.765 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.130 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.017 |   0.990 |    1.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.987
- Setup                         0.430
+ Phase Shift                   3.000
= Required Time                 3.557
- Arrival Time                  4.066
= Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.409 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.261 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.104 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.502 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.615 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.275 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   3.545 |    3.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   3.749 |    3.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.188 | 0.184 |   3.933 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2110_0         | B v -> Y ^     | AOI21X1  | 0.174 | 0.132 |   4.066 |    3.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.174 | 0.001 |   4.066 |    3.557 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.609 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.757 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.122 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.397 | 0.007 |   0.987 |    1.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.992
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  4.073
= Slack Time                   -0.497
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.397 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.248 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.116 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.515 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.628 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.288 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   3.545 |    3.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   3.749 |    3.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.188 | 0.184 |   3.933 |    3.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.139 |   4.073 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   4.073 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.597 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.745 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.109 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.018 |   0.992 |    1.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.990
- Setup                         0.414
+ Phase Shift                   3.000
= Required Time                 3.575
- Arrival Time                  4.071
= Slack Time                   -0.496
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.396 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.247 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.117 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.516 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.629 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.289 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0         | A ^ -> Y v     | NAND2X1  | 0.165 | 0.084 |   3.545 |    3.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0         | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   3.749 |    3.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0         | A ^ -> Y v     | INVX4    | 0.188 | 0.184 |   3.933 |    3.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   4.071 |    3.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   4.071 |    3.575 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.596 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.744 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.108 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.016 |   0.990 |    1.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
- Setup                         0.445
+ Phase Shift                   3.000
= Required Time                 3.580
- Arrival Time                  4.073
= Slack Time                   -0.493
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.393 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.245 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.120 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.519 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.631 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.221 | 0.187 |   2.811 |    2.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.289 |   3.099 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   3.276 |    2.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.174 | 0.117 |   3.394 |    2.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.209 |   3.602 |    3.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.336 | 0.297 |   3.899 |    3.407 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A v -> Y ^     | MUX2X1   | 0.186 | 0.173 |   4.073 |    3.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.186 | 0.000 |   4.073 |    3.580 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.593 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.741 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.105 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.071 |   1.025 |    1.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.990
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.562
- Arrival Time                  4.050
= Slack Time                   -0.488
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.388 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.240 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.124 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.523 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.636 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.232 |   2.856 |    2.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.258 |   3.115 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.234 | 0.217 |   3.332 |    2.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.116 | 0.064 |   3.396 |    2.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.195 |   3.591 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.357 | 0.310 |   3.901 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_755_0          | B v -> Y ^     | AOI21X1  | 0.160 | 0.149 |   4.050 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.160 | 0.000 |   4.050 |    3.562 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.588 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.737 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.101 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.397 | 0.009 |   0.990 |    1.478 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.996
- Setup                         0.419
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  4.062
= Slack Time                   -0.485
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.385 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.237 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.128 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.526 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.639 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.221 | 0.187 |   2.811 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.289 |   3.099 |    2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   3.276 |    2.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.174 | 0.117 |   3.394 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.209 |   3.602 |    3.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.336 | 0.297 |   3.899 |    3.414 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1826_0         | A v -> Y ^     | AOI21X1  | 0.171 | 0.162 |   4.061 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   4.062 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.585 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.733 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.098 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.375 | 0.022 |   0.996 |    1.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.019
- Setup                         0.489
+ Phase Shift                   3.000
= Required Time                 3.530
- Arrival Time                  4.013
= Slack Time                   -0.483
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.383 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.235 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.130 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.528 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC464_FE_OFN191 | A ^ -> Y ^     | BUFX4    | 0.075 | 0.229 |   2.953 |    2.470 | 
     | _FE_RN_28_0                                        |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1768_0         | D ^ -> Y v     | OAI22X1  | 0.180 | 0.127 |   3.080 |    2.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_524_0          | A v -> Y ^     | INVX2    | 0.110 | 0.115 |   3.195 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1780_0         | C ^ -> Y v     | NAND3X1  | 0.130 | 0.099 |   3.293 |    2.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_489_0          | B v -> Y ^     | NAND2X1  | 0.174 | 0.125 |   3.418 |    2.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0          | B ^ -> Y v     | NAND2X1  | 0.191 | 0.166 |   3.584 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0          | A v -> Y ^     | INVX4    | 0.295 | 0.247 |   3.830 |    3.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2104_0         | B ^ -> Y v     | AOI21X1  | 0.186 | 0.182 |   4.012 |    3.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.186 | 0.001 |   4.013 |    3.530 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.731 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.096 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.424 | 0.064 |   1.019 |    1.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.987
- Setup                         0.425
+ Phase Shift                   3.000
= Required Time                 3.562
- Arrival Time                  4.044
= Slack Time                   -0.482
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.382 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.234 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.131 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.529 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.642 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.303 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.199 | 0.147 |   3.607 |    3.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   3.901 |    3.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   4.044 |    3.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   4.044 |    3.562 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.582 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.730 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.095 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    1.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.396 | 0.007 |   0.987 |    1.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.565
- Arrival Time                  4.045
= Slack Time                   -0.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.381 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.232 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.132 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.531 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.644 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.304 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.199 | 0.147 |   3.607 |    3.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   3.901 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.146 | 0.144 |   4.045 |    3.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   4.045 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.093 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    1.454 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.034
- Setup                         0.576
+ Phase Shift                   3.000
= Required Time                 3.459
- Arrival Time                  3.939
= Slack Time                   -0.480
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.380 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.232 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.133 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.531 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1769_0         | D ^ -> Y v     | OAI22X1  | 0.164 | 0.149 |   2.874 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | A v -> Y ^     | NOR2X1   | 0.253 | 0.205 |   3.079 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B ^ -> Y v     | NAND2X1  | 0.131 | 0.094 |   3.173 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.207 | 0.154 |   3.327 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B ^ -> Y v     | NAND2X1  | 0.188 | 0.162 |   3.488 |    3.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   3.762 |    3.282 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B ^ -> Y v     | AOI21X1  | 0.192 | 0.177 |   3.938 |    3.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.192 | 0.000 |   3.939 |    3.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.580 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.728 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.093 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.080 |   1.034 |    1.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.005
- Setup                         0.431
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  4.052
= Slack Time                   -0.478
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.378 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.230 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.134 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.533 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.646 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.224 | 0.203 |   2.827 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.276 | 0.254 |   3.081 |    2.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.191 |   3.273 |    2.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   3.381 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   3.599 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   3.884 |    3.405 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.182 | 0.168 |   4.051 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   4.052 |    3.573 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.578 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.727 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.091 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    1.483 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.995
- Setup                         0.418
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  4.054
= Slack Time                   -0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.228 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.136 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.535 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.648 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.232 |   2.856 |    2.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.258 |   3.115 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.234 | 0.217 |   3.332 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.116 | 0.064 |   3.396 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.195 |   3.591 |    3.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.357 | 0.310 |   3.901 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_352_0          | B v -> Y ^     | AOI21X1  | 0.160 | 0.152 |   4.053 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.160 | 0.000 |   4.054 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.577 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.725 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.089 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.375 | 0.021 |   0.995 |    1.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
- Setup                         0.408
+ Phase Shift                   3.000
= Required Time                 3.565
- Arrival Time                  4.040
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.226 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.138 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.537 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.650 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC482_FE_OFN193 | A v -> Y v     | BUFX2    | 0.083 | 0.217 |   2.784 |    2.310 | 
     | _n195                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1075_0         | D v -> Y ^     | OAI22X1  | 0.227 | 0.144 |   2.928 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.203 | 0.229 |   3.157 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2277_0         | B v -> Y ^     | NAND3X1  | 0.360 | 0.303 |   3.460 |    2.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | C ^ -> Y v     | AOI22X1  | 0.199 | 0.147 |   3.607 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   3.901 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   4.039 |    3.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   4.040 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.575 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.723 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.087 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    1.447 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.984
- Setup                         0.413
+ Phase Shift                   3.000
= Required Time                 3.571
- Arrival Time                  4.042
= Slack Time                   -0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.223 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.141 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.540 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.653 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.232 |   2.856 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.258 |   3.115 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.234 | 0.217 |   3.332 |    2.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.116 | 0.064 |   3.396 |    2.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.195 |   3.591 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.357 | 0.310 |   3.901 |    3.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_876_0          | B v -> Y ^     | AOI21X1  | 0.161 | 0.141 |   4.042 |    3.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   4.042 |    3.571 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.719 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.084 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.365 | 0.030 |   0.984 |    1.455 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.572
- Arrival Time                  4.041
= Slack Time                   -0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.220 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.144 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.543 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.656 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1293_0         | C v -> Y ^     | OAI22X1  | 0.257 | 0.232 |   2.856 |    2.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.271 | 0.258 |   3.115 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2003_0         | C v -> Y ^     | NAND3X1  | 0.234 | 0.217 |   3.332 |    2.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.116 | 0.064 |   3.396 |    2.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0          | B v -> Y ^     | NAND2X1  | 0.235 | 0.195 |   3.591 |    3.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.357 | 0.310 |   3.901 |    3.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_752_0          | B v -> Y ^     | AOI21X1  | 0.183 | 0.140 |   4.040 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   4.041 |    3.572 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.717 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.081 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.366 | 0.034 |   0.988 |    1.456 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.027
- Setup                         0.442
+ Phase Shift                   3.000
= Required Time                 3.585
- Arrival Time                  4.047
= Slack Time                   -0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.214 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.151 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.549 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.662 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.221 | 0.187 |   2.811 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.289 |   3.099 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   3.276 |    2.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.174 | 0.117 |   3.394 |    2.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.209 |   3.602 |    3.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.336 | 0.297 |   3.899 |    3.438 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B v -> Y ^     | AOI21X1  | 0.168 | 0.147 |   4.046 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   4.047 |    3.585 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.562 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.710 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.075 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.072 |   1.027 |    1.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.005
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  4.033
= Slack Time                   -0.455
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.355 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.207 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.157 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.556 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.669 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.224 | 0.203 |   2.827 |    2.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.276 | 0.254 |   3.081 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.191 |   3.273 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   3.381 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   3.599 |    3.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   3.884 |    3.428 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B v -> Y ^     | AOI21X1  | 0.161 | 0.148 |   4.032 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.161 | 0.001 |   4.033 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.555 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.704 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.068 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    1.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.012
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.559
- Arrival Time                  4.014
= Slack Time                   -0.455
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.355 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.207 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.157 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.556 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.655 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.882 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.108 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.264 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.429 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.167 |   4.014 |    3.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   4.014 |    3.559 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.555 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.704 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.068 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.439 | 0.034 |   1.012 |    1.468 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.989
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.561
- Arrival Time                  4.016
= Slack Time                   -0.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.354 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.206 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.158 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.557 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.670 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.224 | 0.203 |   2.827 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.276 | 0.254 |   3.081 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.191 |   3.273 |    2.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   3.381 |    2.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   3.599 |    3.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   3.884 |    3.429 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.174 | 0.132 |   4.015 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   4.016 |    3.561 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.554 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.703 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.067 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.392 | 0.033 |   0.989 |    1.444 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.014
- Setup                         0.431
+ Phase Shift                   3.000
= Required Time                 3.584
- Arrival Time                  4.036
= Slack Time                   -0.453
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.353 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.204 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.160 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.559 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.672 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1317_0         | C v -> Y ^     | OAI22X1  | 0.221 | 0.187 |   2.811 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207                 | B ^ -> Y v     | NOR2X1   | 0.319 | 0.289 |   3.099 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_284_0          | B v -> Y ^     | NAND2X1  | 0.146 | 0.177 |   3.276 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B ^ -> Y v     | NAND2X1  | 0.174 | 0.117 |   3.394 |    2.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.209 |   3.602 |    3.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.336 | 0.297 |   3.899 |    3.447 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B v -> Y ^     | AOI21X1  | 0.175 | 0.137 |   4.036 |    3.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.175 | 0.000 |   4.036 |    3.584 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.553 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.701 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.065 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.058 |   1.014 |    1.467 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.005
- Setup                         0.432
+ Phase Shift                   3.000
= Required Time                 3.574
- Arrival Time                  4.024
= Slack Time                   -0.450
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.350 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.202 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.162 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.561 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.674 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1725_0         | C v -> Y ^     | OAI22X1  | 0.224 | 0.203 |   2.827 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1723_0         | B ^ -> Y v     | NOR2X1   | 0.276 | 0.254 |   3.081 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1721_0         | C v -> Y ^     | NAND3X1  | 0.203 | 0.191 |   3.273 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | B ^ -> Y v     | NAND2X1  | 0.132 | 0.109 |   3.381 |    2.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   3.599 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   3.884 |    3.433 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.182 | 0.140 |   4.024 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   4.024 |    3.574 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.550 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.699 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.063 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    1.456 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.572
- Arrival Time                  4.019
= Slack Time                   -0.447
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.347 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.199 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.165 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.564 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.663 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.890 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.116 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.272 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.437 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A v -> Y ^     | MUX2X1   | 0.189 | 0.172 |   4.019 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.189 | 0.000 |   4.019 |    3.572 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.547 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.696 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.060 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    1.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.572
- Arrival Time                  4.018
= Slack Time                   -0.446
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.346 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.198 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.167 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.565 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.664 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.892 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.117 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.273 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.438 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.187 | 0.171 |   4.018 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.187 | 0.001 |   4.018 |    3.572 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.546 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.059 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    1.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
- Setup                         0.419
+ Phase Shift                   3.000
= Required Time                 3.569
- Arrival Time                  4.013
= Slack Time                   -0.444
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.344 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.195 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.169 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.568 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.667 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.894 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.120 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.276 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.440 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.165 |   4.012 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   4.013 |    3.569 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.544 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.692 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.056 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.014 |   0.988 |    1.432 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.978
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.570
- Arrival Time                  4.011
= Slack Time                   -0.441
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.341 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.193 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.171 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.570 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.683 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.221 | 0.225 |   2.849 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.269 | 0.248 |   3.097 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.180 |   3.277 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.125 | 0.089 |   3.366 |    2.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   3.568 |    3.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   3.835 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.192 | 0.176 |   4.011 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.192 | 0.001 |   4.011 |    3.570 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.541 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.690 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.054 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.032 |   0.978 |    1.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.959
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.556
- Arrival Time                  3.994
= Slack Time                   -0.438
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.338 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.190 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.174 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.573 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.686 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1864_0         | B v -> Y ^     | AOI21X1  | 0.144 | 0.143 |   3.994 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.144 | 0.000 |   3.994 |    3.556 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.538 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.686 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.051 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.012 |   0.959 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.026
- Setup                         0.449
+ Phase Shift                   3.000
= Required Time                 3.576
- Arrival Time                  4.014
= Slack Time                   -0.438
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.338 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.189 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.175 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.574 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.687 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    2.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297                 | A v -> Y ^     | MUX2X1   | 0.168 | 0.163 |   4.014 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.168 | 0.001 |   4.014 |    3.576 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.538 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.686 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.050 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.437 | 0.047 |   1.026 |    1.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.971
- Setup                         0.544
+ Phase Shift                   3.000
= Required Time                 3.427
- Arrival Time                  3.864
= Slack Time                   -0.437
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.337 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.188 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.176 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.575 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1290_0         | B v -> Y v     | AND2X2   | 0.071 | 0.230 |   2.242 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1288_0         | A v -> Y v     | AND2X2   | 0.196 | 0.288 |   2.530 |    2.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1289_0         | A v -> Y ^     | INVX8    | 0.229 | 0.194 |   2.724 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2366_0         | B ^ -> Y v     | OAI22X1  | 0.170 | 0.152 |   2.877 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | A v -> Y ^     | NOR2X1   | 0.205 | 0.176 |   3.052 |    2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C ^ -> Y v     | NAND3X1  | 0.130 | 0.079 |   3.131 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A v -> Y ^     | NAND2X1  | 0.146 | 0.149 |   3.280 |    2.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B ^ -> Y v     | NAND2X1  | 0.186 | 0.160 |   3.440 |    3.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.287 | 0.243 |   3.683 |    3.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1550_0         | B ^ -> Y v     | AOI21X1  | 0.188 | 0.180 |   3.863 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.188 | 0.001 |   3.864 |    3.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.685 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.049 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.025 |   0.971 |    1.408 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
- Setup                         0.418
+ Phase Shift                   3.000
= Required Time                 3.570
- Arrival Time                  4.007
= Slack Time                   -0.437
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.337 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.188 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.176 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.575 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.674 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.901 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.127 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.283 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.448 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2062_0         | B v -> Y ^     | AOI21X1  | 0.165 | 0.160 |   4.006 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.165 | 0.001 |   4.007 |    3.570 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.536 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.685 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.049 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.988 |    1.425 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.977
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.568
- Arrival Time                  3.997
= Slack Time                   -0.429
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.329 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.181 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.183 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.582 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.695 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1291_0         | B ^ -> Y v     | NAND3X1  | 0.120 | 0.084 |   2.209 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC198_n194       | A v -> Y v     | BUFX4    | 0.355 | 0.416 |   2.624 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2365_0         | D v -> Y ^     | OAI22X1  | 0.221 | 0.225 |   2.849 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2364_0         | B ^ -> Y v     | NOR2X1   | 0.269 | 0.248 |   3.097 |    2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2363_0         | C v -> Y ^     | NAND3X1  | 0.190 | 0.180 |   3.277 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | A ^ -> Y v     | NAND2X1  | 0.125 | 0.089 |   3.366 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   3.568 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   3.835 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | A v -> Y ^     | MUX2X1   | 0.178 | 0.162 |   3.997 |    3.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.997 |    3.568 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.529 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.677 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.042 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.030 |   0.977 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.569
- Arrival Time                  3.999
= Slack Time                   -0.429
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.329 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.181 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.183 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.582 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.695 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    3.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295                 | A v -> Y ^     | MUX2X1   | 0.151 | 0.148 |   3.998 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.151 | 0.000 |   3.999 |    3.569 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.529 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.677 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.042 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.374 | 0.011 |   0.985 |    1.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.977
- Setup                         0.407
+ Phase Shift                   3.000
= Required Time                 3.571
- Arrival Time                  4.000
= Slack Time                   -0.429
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.329 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.181 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.184 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.582 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.695 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    3.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294                 | A v -> Y ^     | MUX2X1   | 0.153 | 0.149 |   3.999 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   4.000 |    3.571 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.529 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.677 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.042 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.031 |   0.977 |    1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
- Setup                         0.406
+ Phase Shift                   3.000
= Required Time                 3.567
- Arrival Time                  3.995
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.180 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.184 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.583 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.696 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    3.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                  | B v -> Y ^     | MUX2X1   | 0.153 | 0.144 |   3.995 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   3.995 |    3.567 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.677 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.041 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.026 |   0.973 |    1.401 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.991
- Setup                         0.418
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  4.001
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.180 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.184 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.583 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC513_waddr_ | A v -> Y ^     | INVX2    | 0.091 | 0.099 |   2.110 |    1.682 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_762_0          | C ^ -> Y v     | NAND3X1  | 0.131 | 0.082 |   2.193 |    1.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC348_FE_RN_ | A v -> Y ^     | INVX2    | 0.149 | 0.145 |   2.338 |    1.910 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC441_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.117 | 0.226 |   2.563 |    2.135 | 
     | N348_FE_RN_511_0                                   |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC350_FE_RN_ | A ^ -> Y v     | INVX4    | 0.159 | 0.156 |   2.719 |    2.291 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC351_FE_RN_ | A v -> Y ^     | INVX4    | 0.185 | 0.165 |   2.884 |    2.456 | 
     | 511_0                                              |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1681_0         | D ^ -> Y v     | AOI22X1  | 0.213 | 0.146 |   3.030 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1674_0         | B v -> Y ^     | NAND3X1  | 0.237 | 0.228 |   3.258 |    2.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1673_0         | B ^ -> Y v     | OAI21X1  | 0.169 | 0.108 |   3.366 |    2.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | B v -> Y ^     | NAND2X1  | 0.237 | 0.212 |   3.578 |    3.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   3.847 |    3.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1562_0         | B v -> Y ^     | AOI21X1  | 0.161 | 0.154 |   4.001 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D ^            | DFFPOSX1 | 0.161 | 0.001 |   4.001 |    3.573 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.676 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.041 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.017 |   0.991 |    1.419 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.964
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.561
- Arrival Time                  3.989
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.179 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.185 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.246 | 0.735 |   1.690 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC514_waddr_ | A v -> Y v     | BUFX4    | 0.168 | 0.321 |   2.011 |    1.584 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC512_waddr_ | A v -> Y ^     | INVX4    | 0.105 | 0.113 |   2.124 |    1.697 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B ^ -> Y v     | NAND3X1  | 0.179 | 0.138 |   2.262 |    1.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC192_n195       | A v -> Y ^     | INVX4    | 0.123 | 0.128 |   2.390 |    1.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC193_n195       | A ^ -> Y v     | INVX8    | 0.213 | 0.177 |   2.567 |    2.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1252_0         | A v -> Y v     | OR2X1    | 0.113 | 0.220 |   2.787 |    2.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1428_0         | A v -> Y ^     | NAND2X1  | 0.184 | 0.171 |   2.959 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1244_0         | B ^ -> Y v     | NOR3X1   | 0.262 | 0.244 |   3.202 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0         | C v -> Y ^     | NAND3X1  | 0.276 | 0.229 |   3.431 |    3.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0         | B ^ -> Y ^     | AND2X2   | 0.197 | 0.246 |   3.677 |    3.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0         | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   3.851 |    3.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1541_0         | B v -> Y ^     | AOI21X1  | 0.140 | 0.138 |   3.988 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   3.989 |    3.561 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.676 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.040 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.018 |   0.964 |    1.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

