{
  "module_name": "pmc_atom.h",
  "hash_id": "d0bb5e7e6b5a44aad3860e982e3ea0e12f0eb4abf77dcf437a49d4fa8001e0d9",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/platform_data/x86/pmc_atom.h",
  "human_readable_source": " \n \n\n#ifndef PMC_ATOM_H\n#define PMC_ATOM_H\n\n#include <linux/bits.h>\n\n \n#define\tPCI_DEVICE_ID_VLV_PMC\t0x0F1C\n \n#define\tPCI_DEVICE_ID_CHT_PMC\t0x229C\n\n \n#define\tPMC_BASE_ADDR_OFFSET\t0x44\n#define\tPMC_BASE_ADDR_MASK\t0xFFFFFE00\n#define\tPMC_MMIO_REG_LEN\t0x100\n#define\tPMC_REG_BIT_WIDTH\t32\n\n \n#define\tPMC_FUNC_DIS\t\t0x34\n#define\tPMC_FUNC_DIS_2\t\t0x38\n\n \n#define\tBIT_FD_GMM\t\tBIT(3)\n#define\tBIT_FD_ISH\t\tBIT(4)\n\n \n#define\tPMC_S0IX_WAKE_EN\t0x3C\n\n#define\tBIT_LPC_CLOCK_RUN\t\tBIT(4)\n#define\tBIT_SHARED_IRQ_GPSC\t\tBIT(5)\n#define\tBIT_ORED_DEDICATED_IRQ_GPSS\tBIT(18)\n#define\tBIT_ORED_DEDICATED_IRQ_GPSC\tBIT(19)\n#define\tBIT_SHARED_IRQ_GPSS\t\tBIT(20)\n\n#define\tPMC_WAKE_EN_SETTING\t~(BIT_LPC_CLOCK_RUN | \\\n\t\t\t\tBIT_SHARED_IRQ_GPSC | \\\n\t\t\t\tBIT_ORED_DEDICATED_IRQ_GPSS | \\\n\t\t\t\tBIT_ORED_DEDICATED_IRQ_GPSC | \\\n\t\t\t\tBIT_SHARED_IRQ_GPSS)\n\n \n#define\tPMC_S0IR_TMR\t\t0x80\n#define\tPMC_S0I1_TMR\t\t0x84\n#define\tPMC_S0I2_TMR\t\t0x88\n#define\tPMC_S0I3_TMR\t\t0x8C\n#define\tPMC_S0_TMR\t\t0x90\n \n#define\tPMC_TMR_SHIFT\t\t5\n\n \n#define\tPMC_PSS\t\t\t0x98\n\n#define PMC_PSS_BIT_GBE\t\t\tBIT(0)\n#define PMC_PSS_BIT_SATA\t\tBIT(1)\n#define PMC_PSS_BIT_HDA\t\t\tBIT(2)\n#define PMC_PSS_BIT_SEC\t\t\tBIT(3)\n#define PMC_PSS_BIT_PCIE\t\tBIT(4)\n#define PMC_PSS_BIT_LPSS\t\tBIT(5)\n#define PMC_PSS_BIT_LPE\t\t\tBIT(6)\n#define PMC_PSS_BIT_DFX\t\t\tBIT(7)\n#define PMC_PSS_BIT_USH_CTRL\t\tBIT(8)\n#define PMC_PSS_BIT_USH_SUS\t\tBIT(9)\n#define PMC_PSS_BIT_USH_VCCS\t\tBIT(10)\n#define PMC_PSS_BIT_USH_VCCA\t\tBIT(11)\n#define PMC_PSS_BIT_OTG_CTRL\t\tBIT(12)\n#define PMC_PSS_BIT_OTG_VCCS\t\tBIT(13)\n#define PMC_PSS_BIT_OTG_VCCA_CLK\tBIT(14)\n#define PMC_PSS_BIT_OTG_VCCA\t\tBIT(15)\n#define PMC_PSS_BIT_USB\t\t\tBIT(16)\n#define PMC_PSS_BIT_USB_SUS\t\tBIT(17)\n\n \n#define\tPMC_PSS_BIT_CHT_UFS\t\tBIT(7)\n#define\tPMC_PSS_BIT_CHT_UXD\t\tBIT(11)\n#define\tPMC_PSS_BIT_CHT_UXD_FD\t\tBIT(12)\n#define\tPMC_PSS_BIT_CHT_UX_ENG\t\tBIT(15)\n#define\tPMC_PSS_BIT_CHT_USB_SUS\t\tBIT(16)\n#define\tPMC_PSS_BIT_CHT_GMM\t\tBIT(17)\n#define\tPMC_PSS_BIT_CHT_ISH\t\tBIT(18)\n#define\tPMC_PSS_BIT_CHT_DFX_MASTER\tBIT(26)\n#define\tPMC_PSS_BIT_CHT_DFX_CLUSTER1\tBIT(27)\n#define\tPMC_PSS_BIT_CHT_DFX_CLUSTER2\tBIT(28)\n#define\tPMC_PSS_BIT_CHT_DFX_CLUSTER3\tBIT(29)\n#define\tPMC_PSS_BIT_CHT_DFX_CLUSTER4\tBIT(30)\n#define\tPMC_PSS_BIT_CHT_DFX_CLUSTER5\tBIT(31)\n\n \n#define\tPMC_D3_STS_0\t\t0xA0\n\n#define\tBIT_LPSS1_F0_DMA\tBIT(0)\n#define\tBIT_LPSS1_F1_PWM1\tBIT(1)\n#define\tBIT_LPSS1_F2_PWM2\tBIT(2)\n#define\tBIT_LPSS1_F3_HSUART1\tBIT(3)\n#define\tBIT_LPSS1_F4_HSUART2\tBIT(4)\n#define\tBIT_LPSS1_F5_SPI\tBIT(5)\n#define\tBIT_LPSS1_F6_XXX\tBIT(6)\n#define\tBIT_LPSS1_F7_XXX\tBIT(7)\n#define\tBIT_SCC_EMMC\t\tBIT(8)\n#define\tBIT_SCC_SDIO\t\tBIT(9)\n#define\tBIT_SCC_SDCARD\t\tBIT(10)\n#define\tBIT_SCC_MIPI\t\tBIT(11)\n#define\tBIT_HDA\t\t\tBIT(12)\n#define\tBIT_LPE\t\t\tBIT(13)\n#define\tBIT_OTG\t\t\tBIT(14)\n#define\tBIT_USH\t\t\tBIT(15)\n#define\tBIT_GBE\t\t\tBIT(16)\n#define\tBIT_SATA\t\tBIT(17)\n#define\tBIT_USB_EHCI\t\tBIT(18)\n#define\tBIT_SEC\t\t\tBIT(19)\n#define\tBIT_PCIE_PORT0\t\tBIT(20)\n#define\tBIT_PCIE_PORT1\t\tBIT(21)\n#define\tBIT_PCIE_PORT2\t\tBIT(22)\n#define\tBIT_PCIE_PORT3\t\tBIT(23)\n#define\tBIT_LPSS2_F0_DMA\tBIT(24)\n#define\tBIT_LPSS2_F1_I2C1\tBIT(25)\n#define\tBIT_LPSS2_F2_I2C2\tBIT(26)\n#define\tBIT_LPSS2_F3_I2C3\tBIT(27)\n#define\tBIT_LPSS2_F4_I2C4\tBIT(28)\n#define\tBIT_LPSS2_F5_I2C5\tBIT(29)\n#define\tBIT_LPSS2_F6_I2C6\tBIT(30)\n#define\tBIT_LPSS2_F7_I2C7\tBIT(31)\n\n#define\tPMC_D3_STS_1\t\t0xA4\n#define\tBIT_SMB\t\t\tBIT(0)\n#define\tBIT_OTG_SS_PHY\t\tBIT(1)\n#define\tBIT_USH_SS_PHY\t\tBIT(2)\n#define\tBIT_DFX\t\t\tBIT(3)\n\n \n#define\tBIT_STS_GMM\t\tBIT(1)\n#define\tBIT_STS_ISH\t\tBIT(2)\n\n \n#define\tACPI_BASE_ADDR_OFFSET\t0x40\n#define\tACPI_BASE_ADDR_MASK\t0xFFFFFE00\n#define\tACPI_MMIO_REG_LEN\t0x100\n\n#define\tPM1_CNT\t\t\t0x4\n#define\tSLEEP_TYPE_MASK\t\tGENMASK(12, 10)\n#define\tSLEEP_TYPE_S5\t\t0x1C00\n#define\tSLEEP_ENABLE\t\tBIT(13)\n\nextern int pmc_atom_read(int offset, u32 *value);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}