Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,3093
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003304086858406663
power__switching__total,0.0001060611757566221
power__leakage__total,0.0000010937653769360622
power__total,0.0004375636053737253
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2542011117995728
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.30906289513532453
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13402121458624375
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.447473737396054
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.134021
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.925497
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25692398935562544
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.38592422017099876
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6570442709215151
timing__setup__ws__corner:nom_slow_1p08V_125C,5.038509307943568
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.657044
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.769546
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2552385874898512
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3358020900837208
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32418718627178106
timing__setup__ws__corner:nom_typ_1p20V_25C,5.297628263792107
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324187
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.510249
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2542011117995728
clock__skew__worst_setup,0.30906289513532453
timing__hold__ws,0.13402121458624375
timing__setup__ws,5.038509307943568
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.134021
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.769546
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1375
design__instance__area__stdcell,12840.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.443671
design__instance__utilization__stdcell,0.443671
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,936
design__instance__area__class:inverter,5105.72
design__instance__count__class:sequential_cell,63
design__instance__area__class:sequential_cell,3113.51
design__instance__count__class:multi_input_combinational_cell,223
design__instance__area__class:multi_input_combinational_cell,2222.64
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,119
design__instance__area__class:timing_repair_buffer,1955.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11419.5
design__violations,0
design__instance__count__class:clock_buffer,19
design__instance__area__class:clock_buffer,350.179
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,97
global_route__vias,4568
global_route__wirelength,19889
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1387
route__net__special,2
route__drc_errors__iter:0,101
route__wirelength__iter:0,11679
route__drc_errors__iter:1,22
route__wirelength__iter:1,11578
route__drc_errors__iter:2,6
route__wirelength__iter:2,11577
route__drc_errors__iter:3,0
route__wirelength__iter:3,11578
route__drc_errors,0
route__wirelength,11578
route__vias,4659
route__vias__singlecut,4659
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,239.355
design__instance__count__class:fill_cell,1718
design__instance__area__class:fill_cell,16101
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,17
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,17
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,17
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000295426
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000326461
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000593024
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000326461
design_powergrid__voltage__worst,0.000326461
design_powergrid__voltage__worst__net:VPWR,1.1997
design_powergrid__drop__worst,0.000326461
design_powergrid__drop__worst__net:VPWR,0.000295426
design_powergrid__voltage__worst__net:VGND,0.000326461
design_powergrid__drop__worst__net:VGND,0.000326461
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00006109999999999999437637343557838676133542321622371673583984375
ir__drop__worst,0.000295000000000000014814538484841932586277835071086883544921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
