#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21000f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2100280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20f12d0 .functor NOT 1, L_0x215e090, C4<0>, C4<0>, C4<0>;
L_0x215de70 .functor XOR 2, L_0x215dd30, L_0x215ddd0, C4<00>, C4<00>;
L_0x215df80 .functor XOR 2, L_0x215de70, L_0x215dee0, C4<00>, C4<00>;
v0x2155590_0 .net *"_ivl_10", 1 0, L_0x215dee0;  1 drivers
v0x2155690_0 .net *"_ivl_12", 1 0, L_0x215df80;  1 drivers
v0x2155770_0 .net *"_ivl_2", 1 0, L_0x2158900;  1 drivers
v0x2155830_0 .net *"_ivl_4", 1 0, L_0x215dd30;  1 drivers
v0x2155910_0 .net *"_ivl_6", 1 0, L_0x215ddd0;  1 drivers
v0x2155a40_0 .net *"_ivl_8", 1 0, L_0x215de70;  1 drivers
v0x2155b20_0 .net "a", 0 0, v0x214ffb0_0;  1 drivers
v0x2155bc0_0 .net "b", 0 0, v0x2150050_0;  1 drivers
v0x2155c60_0 .net "c", 0 0, v0x21500f0_0;  1 drivers
v0x2155d00_0 .var "clk", 0 0;
v0x2155da0_0 .net "d", 0 0, v0x2150230_0;  1 drivers
v0x2155e40_0 .net "out_pos_dut", 0 0, L_0x215dbd0;  1 drivers
v0x2155ee0_0 .net "out_pos_ref", 0 0, L_0x2157410;  1 drivers
v0x2155f80_0 .net "out_sop_dut", 0 0, L_0x21584a0;  1 drivers
v0x2156020_0 .net "out_sop_ref", 0 0, L_0x212a760;  1 drivers
v0x21560c0_0 .var/2u "stats1", 223 0;
v0x2156160_0 .var/2u "strobe", 0 0;
v0x2156200_0 .net "tb_match", 0 0, L_0x215e090;  1 drivers
v0x21562d0_0 .net "tb_mismatch", 0 0, L_0x20f12d0;  1 drivers
v0x2156370_0 .net "wavedrom_enable", 0 0, v0x2150500_0;  1 drivers
v0x2156440_0 .net "wavedrom_title", 511 0, v0x21505a0_0;  1 drivers
L_0x2158900 .concat [ 1 1 0 0], L_0x2157410, L_0x212a760;
L_0x215dd30 .concat [ 1 1 0 0], L_0x2157410, L_0x212a760;
L_0x215ddd0 .concat [ 1 1 0 0], L_0x215dbd0, L_0x21584a0;
L_0x215dee0 .concat [ 1 1 0 0], L_0x2157410, L_0x212a760;
L_0x215e090 .cmp/eeq 2, L_0x2158900, L_0x215df80;
S_0x2100410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2100280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20f16b0 .functor AND 1, v0x21500f0_0, v0x2150230_0, C4<1>, C4<1>;
L_0x20f1a90 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x20f1e70 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x20f20f0 .functor AND 1, L_0x20f1a90, L_0x20f1e70, C4<1>, C4<1>;
L_0x210ac80 .functor AND 1, L_0x20f20f0, v0x21500f0_0, C4<1>, C4<1>;
L_0x212a760 .functor OR 1, L_0x20f16b0, L_0x210ac80, C4<0>, C4<0>;
L_0x2156890 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x2156900 .functor OR 1, L_0x2156890, v0x2150230_0, C4<0>, C4<0>;
L_0x2156a10 .functor AND 1, v0x21500f0_0, L_0x2156900, C4<1>, C4<1>;
L_0x2156ad0 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x2156ba0 .functor OR 1, L_0x2156ad0, v0x2150050_0, C4<0>, C4<0>;
L_0x2156c10 .functor AND 1, L_0x2156a10, L_0x2156ba0, C4<1>, C4<1>;
L_0x2156d90 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x2156e00 .functor OR 1, L_0x2156d90, v0x2150230_0, C4<0>, C4<0>;
L_0x2156d20 .functor AND 1, v0x21500f0_0, L_0x2156e00, C4<1>, C4<1>;
L_0x2156f90 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x2157090 .functor OR 1, L_0x2156f90, v0x2150230_0, C4<0>, C4<0>;
L_0x2157150 .functor AND 1, L_0x2156d20, L_0x2157090, C4<1>, C4<1>;
L_0x2157300 .functor XNOR 1, L_0x2156c10, L_0x2157150, C4<0>, C4<0>;
v0x20f0c00_0 .net *"_ivl_0", 0 0, L_0x20f16b0;  1 drivers
v0x20f1000_0 .net *"_ivl_12", 0 0, L_0x2156890;  1 drivers
v0x20f13e0_0 .net *"_ivl_14", 0 0, L_0x2156900;  1 drivers
v0x20f17c0_0 .net *"_ivl_16", 0 0, L_0x2156a10;  1 drivers
v0x20f1ba0_0 .net *"_ivl_18", 0 0, L_0x2156ad0;  1 drivers
v0x20f1f80_0 .net *"_ivl_2", 0 0, L_0x20f1a90;  1 drivers
v0x20f2200_0 .net *"_ivl_20", 0 0, L_0x2156ba0;  1 drivers
v0x214e520_0 .net *"_ivl_24", 0 0, L_0x2156d90;  1 drivers
v0x214e600_0 .net *"_ivl_26", 0 0, L_0x2156e00;  1 drivers
v0x214e6e0_0 .net *"_ivl_28", 0 0, L_0x2156d20;  1 drivers
v0x214e7c0_0 .net *"_ivl_30", 0 0, L_0x2156f90;  1 drivers
v0x214e8a0_0 .net *"_ivl_32", 0 0, L_0x2157090;  1 drivers
v0x214e980_0 .net *"_ivl_36", 0 0, L_0x2157300;  1 drivers
L_0x7f2222d20018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x214ea40_0 .net *"_ivl_38", 0 0, L_0x7f2222d20018;  1 drivers
v0x214eb20_0 .net *"_ivl_4", 0 0, L_0x20f1e70;  1 drivers
v0x214ec00_0 .net *"_ivl_6", 0 0, L_0x20f20f0;  1 drivers
v0x214ece0_0 .net *"_ivl_8", 0 0, L_0x210ac80;  1 drivers
v0x214edc0_0 .net "a", 0 0, v0x214ffb0_0;  alias, 1 drivers
v0x214ee80_0 .net "b", 0 0, v0x2150050_0;  alias, 1 drivers
v0x214ef40_0 .net "c", 0 0, v0x21500f0_0;  alias, 1 drivers
v0x214f000_0 .net "d", 0 0, v0x2150230_0;  alias, 1 drivers
v0x214f0c0_0 .net "out_pos", 0 0, L_0x2157410;  alias, 1 drivers
v0x214f180_0 .net "out_sop", 0 0, L_0x212a760;  alias, 1 drivers
v0x214f240_0 .net "pos0", 0 0, L_0x2156c10;  1 drivers
v0x214f300_0 .net "pos1", 0 0, L_0x2157150;  1 drivers
L_0x2157410 .functor MUXZ 1, L_0x7f2222d20018, L_0x2156c10, L_0x2157300, C4<>;
S_0x214f480 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2100280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x214ffb0_0 .var "a", 0 0;
v0x2150050_0 .var "b", 0 0;
v0x21500f0_0 .var "c", 0 0;
v0x2150190_0 .net "clk", 0 0, v0x2155d00_0;  1 drivers
v0x2150230_0 .var "d", 0 0;
v0x2150320_0 .var/2u "fail", 0 0;
v0x21503c0_0 .var/2u "fail1", 0 0;
v0x2150460_0 .net "tb_match", 0 0, L_0x215e090;  alias, 1 drivers
v0x2150500_0 .var "wavedrom_enable", 0 0;
v0x21505a0_0 .var "wavedrom_title", 511 0;
E_0x20fea60/0 .event negedge, v0x2150190_0;
E_0x20fea60/1 .event posedge, v0x2150190_0;
E_0x20fea60 .event/or E_0x20fea60/0, E_0x20fea60/1;
S_0x214f7b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x214f480;
 .timescale -12 -12;
v0x214f9f0_0 .var/2s "i", 31 0;
E_0x20fe900 .event posedge, v0x2150190_0;
S_0x214faf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x214f480;
 .timescale -12 -12;
v0x214fcf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x214fdd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x214f480;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2150780 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2100280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21575c0 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x2157760 .functor AND 1, v0x214ffb0_0, L_0x21575c0, C4<1>, C4<1>;
L_0x2157840 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x21579c0 .functor AND 1, L_0x2157760, L_0x2157840, C4<1>, C4<1>;
L_0x2157b00 .functor AND 1, L_0x21579c0, v0x2150230_0, C4<1>, C4<1>;
L_0x2157cd0 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x2157e90 .functor AND 1, L_0x2157cd0, v0x2150050_0, C4<1>, C4<1>;
L_0x2157f50 .functor AND 1, L_0x2157e90, v0x21500f0_0, C4<1>, C4<1>;
L_0x2158060 .functor AND 1, L_0x2157f50, v0x2150230_0, C4<1>, C4<1>;
L_0x2158120 .functor OR 1, L_0x2157b00, L_0x2158060, C4<0>, C4<0>;
L_0x2158290 .functor AND 1, v0x214ffb0_0, v0x2150050_0, C4<1>, C4<1>;
L_0x2158300 .functor AND 1, L_0x2158290, v0x21500f0_0, C4<1>, C4<1>;
L_0x21583e0 .functor AND 1, L_0x2158300, v0x2150230_0, C4<1>, C4<1>;
L_0x21584a0 .functor OR 1, L_0x2158120, L_0x21583e0, C4<0>, C4<0>;
L_0x2158370 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x2158680 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x2158780 .functor OR 1, L_0x2158370, L_0x2158680, C4<0>, C4<0>;
L_0x2158890 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x21589a0 .functor OR 1, L_0x2158780, L_0x2158890, C4<0>, C4<0>;
L_0x2158ab0 .functor NOT 1, v0x2150230_0, C4<0>, C4<0>, C4<0>;
L_0x2158bd0 .functor OR 1, L_0x21589a0, L_0x2158ab0, C4<0>, C4<0>;
L_0x2158ce0 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x2158e10 .functor OR 1, v0x214ffb0_0, L_0x2158ce0, C4<0>, C4<0>;
L_0x2158ed0 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x2159010 .functor OR 1, L_0x2158e10, L_0x2158ed0, C4<0>, C4<0>;
L_0x2159120 .functor NOT 1, v0x2150230_0, C4<0>, C4<0>, C4<0>;
L_0x2159270 .functor OR 1, L_0x2159010, L_0x2159120, C4<0>, C4<0>;
L_0x2159380 .functor AND 1, L_0x2158bd0, L_0x2159270, C4<1>, C4<1>;
L_0x2159580 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x21595f0 .functor OR 1, L_0x2159580, v0x2150050_0, C4<0>, C4<0>;
L_0x21597b0 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x2159820 .functor OR 1, L_0x21595f0, L_0x21597b0, C4<0>, C4<0>;
L_0x2159a40 .functor NOT 1, v0x2150230_0, C4<0>, C4<0>, C4<0>;
L_0x2159ab0 .functor OR 1, L_0x2159820, L_0x2159a40, C4<0>, C4<0>;
L_0x2159ce0 .functor AND 1, L_0x2159380, L_0x2159ab0, C4<1>, C4<1>;
L_0x2159df0 .functor OR 1, v0x214ffb0_0, v0x2150050_0, C4<0>, C4<0>;
L_0x2159f90 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x215a000 .functor OR 1, L_0x2159df0, L_0x2159f90, C4<0>, C4<0>;
L_0x2159e60 .functor NOT 1, v0x2150230_0, C4<0>, C4<0>, C4<0>;
L_0x2159ed0 .functor OR 1, L_0x215a000, L_0x2159e60, C4<0>, C4<0>;
L_0x215a3f0 .functor AND 1, L_0x2159ce0, L_0x2159ed0, C4<1>, C4<1>;
L_0x215a500 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x215a6d0 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x215a740 .functor OR 1, L_0x215a500, L_0x215a6d0, C4<0>, C4<0>;
L_0x215a9c0 .functor OR 1, L_0x215a740, v0x21500f0_0, C4<0>, C4<0>;
L_0x215aa80 .functor NOT 1, v0x2150230_0, C4<0>, C4<0>, C4<0>;
L_0x215ac70 .functor OR 1, L_0x215a9c0, L_0x215aa80, C4<0>, C4<0>;
L_0x215ad80 .functor AND 1, L_0x215a3f0, L_0x215ac70, C4<1>, C4<1>;
L_0x215b020 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x215b090 .functor OR 1, v0x214ffb0_0, L_0x215b020, C4<0>, C4<0>;
L_0x215b2f0 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x215b570 .functor OR 1, L_0x215b090, L_0x215b2f0, C4<0>, C4<0>;
L_0x215b830 .functor OR 1, L_0x215b570, v0x2150230_0, C4<0>, C4<0>;
L_0x215bb00 .functor AND 1, L_0x215ad80, L_0x215b830, C4<1>, C4<1>;
L_0x215bdd0 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x215c050 .functor OR 1, L_0x215bdd0, v0x2150050_0, C4<0>, C4<0>;
L_0x215c2e0 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x215c350 .functor OR 1, L_0x215c050, L_0x215c2e0, C4<0>, C4<0>;
L_0x215c640 .functor OR 1, L_0x215c350, v0x2150230_0, C4<0>, C4<0>;
L_0x215c700 .functor AND 1, L_0x215bb00, L_0x215c640, C4<1>, C4<1>;
L_0x215ca00 .functor OR 1, v0x214ffb0_0, v0x2150050_0, C4<0>, C4<0>;
L_0x215ca70 .functor NOT 1, v0x21500f0_0, C4<0>, C4<0>, C4<0>;
L_0x215cce0 .functor OR 1, L_0x215ca00, L_0x215ca70, C4<0>, C4<0>;
L_0x215cdf0 .functor OR 1, L_0x215cce0, v0x2150230_0, C4<0>, C4<0>;
L_0x215d0c0 .functor AND 1, L_0x215c700, L_0x215cdf0, C4<1>, C4<1>;
L_0x215d1d0 .functor NOT 1, v0x214ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x215d460 .functor NOT 1, v0x2150050_0, C4<0>, C4<0>, C4<0>;
L_0x215d4d0 .functor OR 1, L_0x215d1d0, L_0x215d460, C4<0>, C4<0>;
L_0x215d810 .functor OR 1, L_0x215d4d0, v0x21500f0_0, C4<0>, C4<0>;
L_0x215d8d0 .functor OR 1, L_0x215d810, v0x2150230_0, C4<0>, C4<0>;
L_0x215dbd0 .functor AND 1, L_0x215d0c0, L_0x215d8d0, C4<1>, C4<1>;
v0x2150940_0 .net *"_ivl_0", 0 0, L_0x21575c0;  1 drivers
v0x2150a20_0 .net *"_ivl_10", 0 0, L_0x2157cd0;  1 drivers
v0x2150b00_0 .net *"_ivl_100", 0 0, L_0x215b2f0;  1 drivers
v0x2150bf0_0 .net *"_ivl_102", 0 0, L_0x215b570;  1 drivers
v0x2150cd0_0 .net *"_ivl_104", 0 0, L_0x215b830;  1 drivers
v0x2150e00_0 .net *"_ivl_106", 0 0, L_0x215bb00;  1 drivers
v0x2150ee0_0 .net *"_ivl_108", 0 0, L_0x215bdd0;  1 drivers
v0x2150fc0_0 .net *"_ivl_110", 0 0, L_0x215c050;  1 drivers
v0x21510a0_0 .net *"_ivl_112", 0 0, L_0x215c2e0;  1 drivers
v0x2151210_0 .net *"_ivl_114", 0 0, L_0x215c350;  1 drivers
v0x21512f0_0 .net *"_ivl_116", 0 0, L_0x215c640;  1 drivers
v0x21513d0_0 .net *"_ivl_118", 0 0, L_0x215c700;  1 drivers
v0x21514b0_0 .net *"_ivl_12", 0 0, L_0x2157e90;  1 drivers
v0x2151590_0 .net *"_ivl_120", 0 0, L_0x215ca00;  1 drivers
v0x2151670_0 .net *"_ivl_122", 0 0, L_0x215ca70;  1 drivers
v0x2151750_0 .net *"_ivl_124", 0 0, L_0x215cce0;  1 drivers
v0x2151830_0 .net *"_ivl_126", 0 0, L_0x215cdf0;  1 drivers
v0x2151a20_0 .net *"_ivl_128", 0 0, L_0x215d0c0;  1 drivers
v0x2151b00_0 .net *"_ivl_130", 0 0, L_0x215d1d0;  1 drivers
v0x2151be0_0 .net *"_ivl_132", 0 0, L_0x215d460;  1 drivers
v0x2151cc0_0 .net *"_ivl_134", 0 0, L_0x215d4d0;  1 drivers
v0x2151da0_0 .net *"_ivl_136", 0 0, L_0x215d810;  1 drivers
v0x2151e80_0 .net *"_ivl_138", 0 0, L_0x215d8d0;  1 drivers
v0x2151f60_0 .net *"_ivl_14", 0 0, L_0x2157f50;  1 drivers
v0x2152040_0 .net *"_ivl_16", 0 0, L_0x2158060;  1 drivers
v0x2152120_0 .net *"_ivl_18", 0 0, L_0x2158120;  1 drivers
v0x2152200_0 .net *"_ivl_2", 0 0, L_0x2157760;  1 drivers
v0x21522e0_0 .net *"_ivl_20", 0 0, L_0x2158290;  1 drivers
v0x21523c0_0 .net *"_ivl_22", 0 0, L_0x2158300;  1 drivers
v0x21524a0_0 .net *"_ivl_24", 0 0, L_0x21583e0;  1 drivers
v0x2152580_0 .net *"_ivl_28", 0 0, L_0x2158370;  1 drivers
v0x2152660_0 .net *"_ivl_30", 0 0, L_0x2158680;  1 drivers
v0x2152740_0 .net *"_ivl_32", 0 0, L_0x2158780;  1 drivers
v0x2152a30_0 .net *"_ivl_34", 0 0, L_0x2158890;  1 drivers
v0x2152b10_0 .net *"_ivl_36", 0 0, L_0x21589a0;  1 drivers
v0x2152bf0_0 .net *"_ivl_38", 0 0, L_0x2158ab0;  1 drivers
v0x2152cd0_0 .net *"_ivl_4", 0 0, L_0x2157840;  1 drivers
v0x2152db0_0 .net *"_ivl_40", 0 0, L_0x2158bd0;  1 drivers
v0x2152e90_0 .net *"_ivl_42", 0 0, L_0x2158ce0;  1 drivers
v0x2152f70_0 .net *"_ivl_44", 0 0, L_0x2158e10;  1 drivers
v0x2153050_0 .net *"_ivl_46", 0 0, L_0x2158ed0;  1 drivers
v0x2153130_0 .net *"_ivl_48", 0 0, L_0x2159010;  1 drivers
v0x2153210_0 .net *"_ivl_50", 0 0, L_0x2159120;  1 drivers
v0x21532f0_0 .net *"_ivl_52", 0 0, L_0x2159270;  1 drivers
v0x21533d0_0 .net *"_ivl_54", 0 0, L_0x2159380;  1 drivers
v0x21534b0_0 .net *"_ivl_56", 0 0, L_0x2159580;  1 drivers
v0x2153590_0 .net *"_ivl_58", 0 0, L_0x21595f0;  1 drivers
v0x2153670_0 .net *"_ivl_6", 0 0, L_0x21579c0;  1 drivers
v0x2153750_0 .net *"_ivl_60", 0 0, L_0x21597b0;  1 drivers
v0x2153830_0 .net *"_ivl_62", 0 0, L_0x2159820;  1 drivers
v0x2153910_0 .net *"_ivl_64", 0 0, L_0x2159a40;  1 drivers
v0x21539f0_0 .net *"_ivl_66", 0 0, L_0x2159ab0;  1 drivers
v0x2153ad0_0 .net *"_ivl_68", 0 0, L_0x2159ce0;  1 drivers
v0x2153bb0_0 .net *"_ivl_70", 0 0, L_0x2159df0;  1 drivers
v0x2153c90_0 .net *"_ivl_72", 0 0, L_0x2159f90;  1 drivers
v0x2153d70_0 .net *"_ivl_74", 0 0, L_0x215a000;  1 drivers
v0x2153e50_0 .net *"_ivl_76", 0 0, L_0x2159e60;  1 drivers
v0x2153f30_0 .net *"_ivl_78", 0 0, L_0x2159ed0;  1 drivers
v0x2154010_0 .net *"_ivl_8", 0 0, L_0x2157b00;  1 drivers
v0x21540f0_0 .net *"_ivl_80", 0 0, L_0x215a3f0;  1 drivers
v0x21541d0_0 .net *"_ivl_82", 0 0, L_0x215a500;  1 drivers
v0x21542b0_0 .net *"_ivl_84", 0 0, L_0x215a6d0;  1 drivers
v0x2154390_0 .net *"_ivl_86", 0 0, L_0x215a740;  1 drivers
v0x2154470_0 .net *"_ivl_88", 0 0, L_0x215a9c0;  1 drivers
v0x2154550_0 .net *"_ivl_90", 0 0, L_0x215aa80;  1 drivers
v0x2154a40_0 .net *"_ivl_92", 0 0, L_0x215ac70;  1 drivers
v0x2154b20_0 .net *"_ivl_94", 0 0, L_0x215ad80;  1 drivers
v0x2154c00_0 .net *"_ivl_96", 0 0, L_0x215b020;  1 drivers
v0x2154ce0_0 .net *"_ivl_98", 0 0, L_0x215b090;  1 drivers
v0x2154dc0_0 .net "a", 0 0, v0x214ffb0_0;  alias, 1 drivers
v0x2154e60_0 .net "b", 0 0, v0x2150050_0;  alias, 1 drivers
v0x2154f50_0 .net "c", 0 0, v0x21500f0_0;  alias, 1 drivers
v0x2155040_0 .net "d", 0 0, v0x2150230_0;  alias, 1 drivers
v0x2155130_0 .net "out_pos", 0 0, L_0x215dbd0;  alias, 1 drivers
v0x21551f0_0 .net "out_sop", 0 0, L_0x21584a0;  alias, 1 drivers
S_0x2155370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2100280;
 .timescale -12 -12;
E_0x20e69f0 .event anyedge, v0x2156160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2156160_0;
    %nor/r;
    %assign/vec4 v0x2156160_0, 0;
    %wait E_0x20e69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x214f480;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2150320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21503c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x214f480;
T_4 ;
    %wait E_0x20fea60;
    %load/vec4 v0x2150460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2150320_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x214f480;
T_5 ;
    %wait E_0x20fe900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %wait E_0x20fe900;
    %load/vec4 v0x2150320_0;
    %store/vec4 v0x21503c0_0, 0, 1;
    %fork t_1, S_0x214f7b0;
    %jmp t_0;
    .scope S_0x214f7b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x214f9f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x214f9f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20fe900;
    %load/vec4 v0x214f9f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214f9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x214f9f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x214f480;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20fea60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2150230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21500f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2150050_0, 0;
    %assign/vec4 v0x214ffb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2150320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21503c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2100280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2155d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2156160_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2100280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2155d00_0;
    %inv;
    %store/vec4 v0x2155d00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2100280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2150190_0, v0x21562d0_0, v0x2155b20_0, v0x2155bc0_0, v0x2155c60_0, v0x2155da0_0, v0x2156020_0, v0x2155f80_0, v0x2155ee0_0, v0x2155e40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2100280;
T_9 ;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2100280;
T_10 ;
    %wait E_0x20fea60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21560c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
    %load/vec4 v0x2156200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21560c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2156020_0;
    %load/vec4 v0x2156020_0;
    %load/vec4 v0x2155f80_0;
    %xor;
    %load/vec4 v0x2156020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2155ee0_0;
    %load/vec4 v0x2155ee0_0;
    %load/vec4 v0x2155e40_0;
    %xor;
    %load/vec4 v0x2155ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21560c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21560c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response7/top_module.sv";
