<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'phase_V' will not be exposed as RTL port." projectName="NCO_key2" solutionName="solution1" date="2017-06-12T14:50:39.435+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'index_V' will not be exposed as RTL port." projectName="NCO_key2" solutionName="solution1" date="2017-06-12T14:50:39.424+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'accumulator_V' will not be exposed as RTL port." projectName="NCO_key2" solutionName="solution1" date="2017-06-12T14:50:39.329+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'accumulator_V' is power-on initialization." projectName="NCO_key2" solutionName="solution1" date="2017-06-12T14:50:39.306+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
