module carry_propagate_adder (
    input logic [3:0] a,
    input logic [3:0] b,
    output logic [3:0] sum
);
    logic [3:0] carry;
    assign carry[0] = a[0] & b[0];
    assign sum[0] = a[0] ^ b[0];
    
    generate
        for (genvar i = 1; i < 4; i++) begin
            assign carry[i] = (a[i] & b[i]) | ((a[i] ^ b[i]) & carry[i-1]);
            assign sum[i] = a[i] ^ b[i] ^ carry[i-1];
        end
    endgenerate
endmodule
