

================================================================
== Vitis HLS Report for 'multi_stage_mul_h'
================================================================
* Date:           Thu Dec 12 16:24:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_multi_stage_mul_h_add_m_fu_64               |multi_stage_mul_h_add_m         |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ret5_multi_stage_mul_h_update_m_t_a_fu_71  |multi_stage_mul_h_update_m_t_a  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +------------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MOD_PRODUCT  |      129|      129|         2|          1|          1|   129|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1"   --->   Operation 5 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V_2 = alloca i32 1"   --->   Operation 6 'alloca' 'm_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_buf_0 = alloca i32 1"   --->   Operation 7 'alloca' 'a_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_V_2 = alloca i32 1"   --->   Operation 8 'alloca' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b"   --->   Operation 9 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_read = read i130 @_ssdm_op_Read.ap_auto.i130, i130 %a"   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i130 %a_read"   --->   Operation 11 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i128 %b_read"   --->   Operation 12 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 %zext_ln186, i256 %t_V_2" [rsa.cpp:104]   --->   Operation 13 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 %sext_ln186, i256 %a_buf_0" [rsa.cpp:104]   --->   Operation 14 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 0, i256 %m_V_2" [rsa.cpp:104]   --->   Operation 15 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln104 = store i8 0, i8 %i_01" [rsa.cpp:104]   --->   Operation 16 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc" [rsa.cpp:104]   --->   Operation 17 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i8 %i_01" [rsa.cpp:104]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln104 = icmp_eq  i8 %i, i8 129" [rsa.cpp:104]   --->   Operation 19 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i, i8 1" [rsa.cpp:104]   --->   Operation 21 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc.split, void %for.end" [rsa.cpp:104]   --->   Operation 22 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%m_V_2_load_1 = load i256 %m_V_2" [rsa.cpp:106]   --->   Operation 23 'load' 'm_V_2_load_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_buf_0_load = load i256 %a_buf_0" [rsa.cpp:104]   --->   Operation 24 'load' 'a_buf_0_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_2_load = load i256 %t_V_2" [rsa.cpp:104]   --->   Operation 25 'load' 't_V_2_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i256 %t_V_2_load" [rsa.cpp:104]   --->   Operation 26 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i256 %a_buf_0_load" [rsa.cpp:104]   --->   Operation 27 'trunc' 'trunc_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (4.99ns)   --->   "%temp_V = call i256 @multi_stage_mul_h_add_m, i1 %trunc_ln104_1, i256 %m_V_2_load_1, i256 %t_V_2_load" [rsa.cpp:106]   --->   Operation 28 'call' 'temp_V' <Predicate = (!icmp_ln104)> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln104 = store i8 %i_3, i8 %i_01" [rsa.cpp:104]   --->   Operation 29 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%m_V_2_load = load i256 %m_V_2" [rsa.cpp:110]   --->   Operation 41 'load' 'm_V_2_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln110 = ret i256 %m_V_2_load" [rsa.cpp:110]   --->   Operation 42 'ret' 'ret_ln110' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [rsa.cpp:105]   --->   Operation 30 'specpipeline' 'specpipeline_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [rsa.cpp:104]   --->   Operation 31 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (3.44ns)   --->   "%temp_V = call i256 @multi_stage_mul_h_add_m, i1 %trunc_ln104_1, i256 %m_V_2_load_1, i256 %t_V_2_load" [rsa.cpp:106]   --->   Operation 32 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%call_ret5 = call i768 @multi_stage_mul_h_update_m_t_a, i256 %temp_V, i255 %trunc_ln104, i256 %a_buf_0_load" [rsa.cpp:107]   --->   Operation 33 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m_V = extractvalue i768 %call_ret5" [rsa.cpp:107]   --->   Operation 34 'extractvalue' 'm_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%t_V = extractvalue i768 %call_ret5" [rsa.cpp:107]   --->   Operation 35 'extractvalue' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%a_buf_ret = extractvalue i768 %call_ret5" [rsa.cpp:107]   --->   Operation 36 'extractvalue' 'a_buf_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 %t_V, i256 %t_V_2" [rsa.cpp:104]   --->   Operation 37 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 %a_buf_ret, i256 %a_buf_0" [rsa.cpp:104]   --->   Operation 38 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln104 = store i256 %m_V, i256 %m_V_2" [rsa.cpp:104]   --->   Operation 39 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc" [rsa.cpp:104]   --->   Operation 40 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01               (alloca           ) [ 0110]
m_V_2              (alloca           ) [ 0111]
a_buf_0            (alloca           ) [ 0111]
t_V_2              (alloca           ) [ 0111]
b_read             (read             ) [ 0000]
a_read             (read             ) [ 0000]
sext_ln186         (sext             ) [ 0000]
zext_ln186         (zext             ) [ 0000]
store_ln104        (store            ) [ 0000]
store_ln104        (store            ) [ 0000]
store_ln104        (store            ) [ 0000]
store_ln104        (store            ) [ 0000]
br_ln104           (br               ) [ 0000]
i                  (load             ) [ 0000]
icmp_ln104         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i_3                (add              ) [ 0000]
br_ln104           (br               ) [ 0000]
m_V_2_load_1       (load             ) [ 0000]
a_buf_0_load       (load             ) [ 0101]
t_V_2_load         (load             ) [ 0000]
trunc_ln104        (trunc            ) [ 0101]
trunc_ln104_1      (trunc            ) [ 0000]
store_ln104        (store            ) [ 0000]
specpipeline_ln105 (specpipeline     ) [ 0000]
specloopname_ln104 (specloopname     ) [ 0000]
temp_V             (call             ) [ 0000]
call_ret5          (call             ) [ 0000]
m_V                (extractvalue     ) [ 0000]
t_V                (extractvalue     ) [ 0000]
a_buf_ret          (extractvalue     ) [ 0000]
store_ln104        (store            ) [ 0000]
store_ln104        (store            ) [ 0000]
store_ln104        (store            ) [ 0000]
br_ln104           (br               ) [ 0000]
m_V_2_load         (load             ) [ 0000]
ret_ln110          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i130"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_stage_mul_h_add_m"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_stage_mul_h_update_m_t_a"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_01_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="m_V_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_buf_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buf_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_V_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="130" slack="0"/>
<pin id="60" dir="0" index="1" bw="130" slack="0"/>
<pin id="61" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_multi_stage_mul_h_add_m_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="256" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="256" slack="0"/>
<pin id="68" dir="0" index="3" bw="256" slack="0"/>
<pin id="69" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="call_ret5_multi_stage_mul_h_update_m_t_a_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="768" slack="0"/>
<pin id="73" dir="0" index="1" bw="256" slack="0"/>
<pin id="74" dir="0" index="2" bw="255" slack="1"/>
<pin id="75" dir="0" index="3" bw="256" slack="1"/>
<pin id="76" dir="1" index="4" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln186_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="130" slack="0"/>
<pin id="81" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln186_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="128" slack="0"/>
<pin id="85" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln104_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="128" slack="0"/>
<pin id="89" dir="0" index="1" bw="256" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln104_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="130" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln104_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="256" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln104_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="1"/>
<pin id="109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln104_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="m_V_2_load_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="1"/>
<pin id="124" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_2_load_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="a_buf_0_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="256" slack="1"/>
<pin id="128" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_buf_0_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="t_V_2_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="256" slack="1"/>
<pin id="131" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln104_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="256" slack="0"/>
<pin id="135" dir="1" index="1" bw="255" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln104_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="256" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln104_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="m_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="768" slack="0"/>
<pin id="149" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="m_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="t_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="768" slack="0"/>
<pin id="153" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="a_buf_ret_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="768" slack="0"/>
<pin id="157" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="a_buf_ret/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln104_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="256" slack="0"/>
<pin id="161" dir="0" index="1" bw="256" slack="2"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln104_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="2"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln104_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="256" slack="0"/>
<pin id="171" dir="0" index="1" bw="256" slack="2"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="m_V_2_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="256" slack="1"/>
<pin id="176" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_2_load/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_01_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="184" class="1005" name="m_V_2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="256" slack="0"/>
<pin id="186" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="m_V_2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="a_buf_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="256" slack="0"/>
<pin id="194" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="a_buf_0 "/>
</bind>
</comp>

<comp id="199" class="1005" name="t_V_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="256" slack="0"/>
<pin id="201" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="a_buf_0_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="256" slack="1"/>
<pin id="211" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_buf_0_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln104_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="255" slack="1"/>
<pin id="216" dir="1" index="1" bw="255" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="64" pin="4"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="58" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="79" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="126" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="146"><net_src comp="116" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="71" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="71" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="71" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="151" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="147" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="36" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="187"><net_src comp="40" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="44" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="202"><net_src comp="48" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="212"><net_src comp="126" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="217"><net_src comp="133" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multi_stage_mul_h : a | {1 }
	Port: multi_stage_mul_h : b | {1 }
  - Chain level:
	State 1
		store_ln104 : 1
		store_ln104 : 1
		store_ln104 : 1
		store_ln104 : 1
	State 2
		icmp_ln104 : 1
		i_3 : 1
		br_ln104 : 2
		trunc_ln104 : 1
		trunc_ln104_1 : 1
		temp_V : 2
		store_ln104 : 2
		ret_ln110 : 1
	State 3
		call_ret5 : 1
		m_V : 2
		t_V : 2
		a_buf_ret : 2
		store_ln104 : 3
		store_ln104 : 3
		store_ln104 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   call   |        grp_multi_stage_mul_h_add_m_fu_64       |  3.176  |   1092  |   406   |
|          | call_ret5_multi_stage_mul_h_update_m_t_a_fu_71 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                   i_3_fu_116                   |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln104_fu_110               |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |                b_read_read_fu_52               |    0    |    0    |    0    |
|          |                a_read_read_fu_58               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   sext   |                sext_ln186_fu_79                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   zext   |                zext_ln186_fu_83                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln104_fu_133               |    0    |    0    |    0    |
|          |              trunc_ln104_1_fu_137              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   m_V_fu_147                   |    0    |    0    |    0    |
|extractvalue|                   t_V_fu_151                   |    0    |    0    |    0    |
|          |                a_buf_ret_fu_155                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  3.176  |   1092  |   432   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|a_buf_0_load_reg_209|   256  |
|   a_buf_0_reg_192  |   256  |
|    i_01_reg_177    |    8   |
|    m_V_2_reg_184   |   256  |
|    t_V_2_reg_199   |   256  |
| trunc_ln104_reg_214|   255  |
+--------------------+--------+
|        Total       |  1287  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |  1092  |   432  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1287  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  2379  |   432  |
+-----------+--------+--------+--------+
