// Seed: 132076879
module module_0 (
    output wor id_0
    , id_9,
    input wand id_1,
    input wire id_2,
    input supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output tri0 id_7
);
  wire id_10 = id_3;
  assign id_10 = id_5;
  wire id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd28
) (
    input uwire id_0
    , id_6,
    input wand id_1,
    output supply0 id_2,
    input wor _id_3,
    input tri _id_4
);
  logic [!  id_4  +  id_3 : 1] id_7;
  ;
  supply0 id_8 = -1;
  assign id_6[-1 : 1] = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
