11:04:50 INFO  : Registering command handlers for SDK TCF services
11:04:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
11:05:00 INFO  : XSCT server has started successfully.
11:05:16 INFO  : Successfully done setting XSCT server connection channel  
11:05:16 INFO  : Successfully done setting SDK workspace  
11:05:16 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
11:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:18 INFO  : 'jtag frequency' command is executed.
11:25:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:18 INFO  : Context for 'APU' is selected.
11:25:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:18 INFO  : Context for 'APU' is selected.
11:25:19 INFO  : 'stop' command is executed.
11:25:20 INFO  : 'ps7_init' command is executed.
11:25:20 INFO  : 'ps7_post_config' command is executed.
11:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_test/Debug/udp_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_test/Debug/udp_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : 'con' command is executed.
11:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_test.elf_on_local.tcl'
12:11:08 INFO  : Disconnected from the channel tcfchan#1.
12:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:30 INFO  : 'jtag frequency' command is executed.
12:11:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:30 INFO  : Context for 'APU' is selected.
12:11:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:34 INFO  : Context for 'APU' is selected.
12:11:34 INFO  : 'stop' command is executed.
12:11:35 INFO  : 'ps7_init' command is executed.
12:11:35 INFO  : 'ps7_post_config' command is executed.
12:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:11:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_test.elf_on_local.tcl'
12:11:46 INFO  : Disconnected from the channel tcfchan#2.
12:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:16 INFO  : 'jtag frequency' command is executed.
12:12:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:16 INFO  : Context for 'APU' is selected.
12:12:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:16 INFO  : Context for 'APU' is selected.
12:12:16 INFO  : 'stop' command is executed.
12:12:17 INFO  : 'ps7_init' command is executed.
12:12:17 INFO  : 'ps7_post_config' command is executed.
12:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:18 INFO  : 'con' command is executed.
12:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:12:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever.elf_on_local.tcl'
13:57:13 INFO  : Disconnected from the channel tcfchan#3.
13:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:15 INFO  : 'jtag frequency' command is executed.
13:57:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:15 INFO  : Context for 'APU' is selected.
13:57:15 INFO  : System reset is completed.
13:57:18 INFO  : 'after 3000' command is executed.
13:57:18 INFO  : Context for 'APU' is selected.
13:57:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:23 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : 'ps7_init' command is executed.
13:57:24 INFO  : 'ps7_post_config' command is executed.
13:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:25 INFO  : 'con' command is executed.
13:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:57:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever.elf_on_local.tcl'
14:03:55 INFO  : Disconnected from the channel tcfchan#4.
14:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:57 INFO  : 'jtag frequency' command is executed.
14:03:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:57 INFO  : Context for 'APU' is selected.
14:03:57 INFO  : System reset is completed.
14:04:00 INFO  : 'after 3000' command is executed.
14:04:00 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:05 INFO  : 'ps7_init' command is executed.
14:04:05 INFO  : 'ps7_post_config' command is executed.
14:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:06 INFO  : 'con' command is executed.
14:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever.elf_on_local.tcl'
14:29:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:30 INFO  : 'jtag frequency' command is executed.
14:29:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:30 INFO  : Context for 'APU' is selected.
14:29:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:30 INFO  : Context for 'APU' is selected.
14:29:30 INFO  : 'stop' command is executed.
14:29:31 INFO  : 'ps7_init' command is executed.
14:29:31 INFO  : 'ps7_post_config' command is executed.
14:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:33 INFO  : 'con' command is executed.
14:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever.elf_on_local.tcl'
14:31:28 INFO  : Disconnected from the channel tcfchan#5.
14:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:30 INFO  : 'jtag frequency' command is executed.
14:31:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:30 INFO  : Context for 'APU' is selected.
14:31:30 INFO  : System reset is completed.
14:31:33 INFO  : 'after 3000' command is executed.
14:31:33 INFO  : Context for 'APU' is selected.
14:31:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:37 INFO  : Context for 'APU' is selected.
14:31:38 INFO  : 'ps7_init' command is executed.
14:31:38 INFO  : 'ps7_post_config' command is executed.
14:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever/Debug/udp_sever.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:39 INFO  : 'con' command is executed.
14:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever.elf_on_local.tcl'
14:37:11 INFO  : Disconnected from the channel tcfchan#6.
14:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:13 INFO  : 'jtag frequency' command is executed.
14:37:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:13 INFO  : Context for 'APU' is selected.
14:37:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:16 INFO  : Context for 'APU' is selected.
14:37:16 INFO  : 'stop' command is executed.
14:37:17 INFO  : 'ps7_init' command is executed.
14:37:17 INFO  : 'ps7_post_config' command is executed.
14:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/server_test/Debug/server_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/server_test/Debug/server_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:18 INFO  : 'con' command is executed.
14:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_server_test.elf_on_local.tcl'
14:50:55 INFO  : Disconnected from the channel tcfchan#7.
14:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:56 INFO  : 'jtag frequency' command is executed.
14:50:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:56 INFO  : Context for 'APU' is selected.
14:50:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:59 INFO  : Context for 'APU' is selected.
14:50:59 INFO  : 'stop' command is executed.
14:51:00 INFO  : 'ps7_init' command is executed.
14:51:01 INFO  : 'ps7_post_config' command is executed.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : 'con' command is executed.
14:51:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
14:52:28 INFO  : Disconnected from the channel tcfchan#8.
14:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:30 INFO  : 'jtag frequency' command is executed.
14:52:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:30 INFO  : Context for 'APU' is selected.
14:52:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:33 INFO  : Context for 'APU' is selected.
14:52:33 INFO  : 'stop' command is executed.
14:52:34 INFO  : 'ps7_init' command is executed.
14:52:34 INFO  : 'ps7_post_config' command is executed.
14:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:35 INFO  : 'con' command is executed.
14:52:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:52:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:13:20 INFO  : Disconnected from the channel tcfchan#9.
15:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:21 INFO  : 'jtag frequency' command is executed.
15:13:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:22 INFO  : Context for 'APU' is selected.
15:13:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:26 INFO  : Context for 'APU' is selected.
15:13:26 INFO  : 'stop' command is executed.
15:13:27 INFO  : 'ps7_init' command is executed.
15:13:27 INFO  : 'ps7_post_config' command is executed.
15:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:28 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:29 INFO  : 'con' command is executed.
15:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:15:14 INFO  : Disconnected from the channel tcfchan#10.
15:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:15 INFO  : 'jtag frequency' command is executed.
15:15:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:15 INFO  : Context for 'APU' is selected.
15:15:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:19 INFO  : Context for 'APU' is selected.
15:15:19 INFO  : 'stop' command is executed.
15:15:19 INFO  : 'ps7_init' command is executed.
15:15:19 INFO  : 'ps7_post_config' command is executed.
15:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:20 INFO  : 'con' command is executed.
15:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:17:44 INFO  : Disconnected from the channel tcfchan#11.
15:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:45 INFO  : 'jtag frequency' command is executed.
15:17:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:45 INFO  : Context for 'APU' is selected.
15:17:45 INFO  : System reset is completed.
15:17:48 INFO  : 'after 3000' command is executed.
15:17:48 INFO  : Context for 'APU' is selected.
15:17:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:52 INFO  : Context for 'APU' is selected.
15:17:53 INFO  : 'ps7_init' command is executed.
15:17:53 INFO  : 'ps7_post_config' command is executed.
15:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:54 INFO  : 'con' command is executed.
15:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:19:07 INFO  : Disconnected from the channel tcfchan#12.
15:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:08 INFO  : 'jtag frequency' command is executed.
15:19:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:08 INFO  : Context for 'APU' is selected.
15:19:08 INFO  : System reset is completed.
15:19:11 INFO  : 'after 3000' command is executed.
15:19:11 INFO  : Context for 'APU' is selected.
15:19:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:15 INFO  : Context for 'APU' is selected.
15:19:16 INFO  : 'ps7_init' command is executed.
15:19:16 INFO  : 'ps7_post_config' command is executed.
15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:17 INFO  : 'con' command is executed.
15:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:20:13 INFO  : Disconnected from the channel tcfchan#13.
15:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:15 INFO  : 'jtag frequency' command is executed.
15:20:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:15 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : System reset is completed.
15:20:18 INFO  : 'after 3000' command is executed.
15:20:18 INFO  : Context for 'APU' is selected.
15:20:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:22 INFO  : Context for 'APU' is selected.
15:20:22 INFO  : 'ps7_init' command is executed.
15:20:22 INFO  : 'ps7_post_config' command is executed.
15:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:23 INFO  : 'con' command is executed.
15:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:24:03 INFO  : Disconnected from the channel tcfchan#14.
15:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:05 INFO  : 'jtag frequency' command is executed.
15:24:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:05 INFO  : Context for 'APU' is selected.
15:24:05 INFO  : System reset is completed.
15:24:08 INFO  : 'after 3000' command is executed.
15:24:08 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:12 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : 'ps7_init' command is executed.
15:24:12 INFO  : 'ps7_post_config' command is executed.
15:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : 'con' command is executed.
15:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:26:55 INFO  : Disconnected from the channel tcfchan#15.
15:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:56 INFO  : 'jtag frequency' command is executed.
15:26:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:56 INFO  : Context for 'APU' is selected.
15:26:56 INFO  : System reset is completed.
15:26:59 INFO  : 'after 3000' command is executed.
15:26:59 INFO  : Context for 'APU' is selected.
15:27:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:03 INFO  : Context for 'APU' is selected.
15:27:04 INFO  : 'ps7_init' command is executed.
15:27:04 INFO  : 'ps7_post_config' command is executed.
15:27:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:05 INFO  : 'con' command is executed.
15:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
15:33:03 WARN  : channel "tcfchan#5" closed
15:33:04 INFO  : Disconnected from the channel tcfchan#16.
15:35:00 INFO  : Registering command handlers for SDK TCF services
15:35:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
15:35:11 INFO  : XSCT server has started successfully.
15:35:20 INFO  : Successfully done setting XSCT server connection channel  
15:35:20 INFO  : Successfully done setting SDK workspace  
15:35:20 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
15:35:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:35:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571556839850,  Project:1571540642406
15:35:33 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
15:35:34 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:35:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:35:50 INFO  : 
15:36:07 INFO  : 
15:36:08 INFO  : Updating hardware inferred compiler options for udp_sever2.
15:36:08 INFO  : Clearing existing target manager status.
15:36:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:36:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:23 INFO  : 'jtag frequency' command is executed.
15:42:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:23 INFO  : Context for 'APU' is selected.
15:42:23 INFO  : System reset is completed.
15:42:26 INFO  : 'after 3000' command is executed.
15:42:26 INFO  : Context for 'APU' is selected.
15:42:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:26 INFO  : Context for 'APU' is selected.
15:42:27 INFO  : 'ps7_init' command is executed.
15:42:27 INFO  : 'ps7_post_config' command is executed.
15:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:28 INFO  : 'con' command is executed.
15:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
17:44:35 INFO  : Disconnected from the channel tcfchan#1.
17:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:37 INFO  : 'jtag frequency' command is executed.
17:44:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:37 INFO  : Context for 'APU' is selected.
17:44:37 INFO  : System reset is completed.
17:44:40 INFO  : 'after 3000' command is executed.
17:44:40 INFO  : Context for 'APU' is selected.
17:44:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:43 INFO  : Context for 'APU' is selected.
17:44:44 INFO  : 'ps7_init' command is executed.
17:44:44 INFO  : 'ps7_post_config' command is executed.
17:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:45 INFO  : 'con' command is executed.
17:44:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
18:35:54 INFO  : Disconnected from the channel tcfchan#2.
18:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:56 INFO  : 'jtag frequency' command is executed.
18:35:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:56 INFO  : Context for 'APU' is selected.
18:35:56 INFO  : System reset is completed.
18:35:59 INFO  : 'after 3000' command is executed.
18:35:59 INFO  : Context for 'APU' is selected.
18:35:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:59 INFO  : Context for 'APU' is selected.
18:36:00 INFO  : 'ps7_init' command is executed.
18:36:00 INFO  : 'ps7_post_config' command is executed.
18:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:01 INFO  : 'con' command is executed.
18:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:36:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
20:21:34 INFO  : Disconnected from the channel tcfchan#3.
20:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:21:35 INFO  : 'jtag frequency' command is executed.
20:21:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:35 INFO  : Context for 'APU' is selected.
20:21:35 INFO  : System reset is completed.
20:21:38 INFO  : 'after 3000' command is executed.
20:21:38 INFO  : Context for 'APU' is selected.
20:21:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:38 INFO  : Context for 'APU' is selected.
20:21:39 INFO  : 'ps7_init' command is executed.
20:21:39 INFO  : 'ps7_post_config' command is executed.
20:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:40 INFO  : 'con' command is executed.
20:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:21:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
20:29:32 INFO  : Disconnected from the channel tcfchan#4.
20:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:33 INFO  : 'jtag frequency' command is executed.
20:29:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:33 INFO  : Context for 'APU' is selected.
20:29:34 INFO  : System reset is completed.
20:29:37 INFO  : 'after 3000' command is executed.
20:29:37 INFO  : Context for 'APU' is selected.
20:29:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:37 INFO  : Context for 'APU' is selected.
20:29:37 INFO  : 'ps7_init' command is executed.
20:29:37 INFO  : 'ps7_post_config' command is executed.
20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever2/Debug/udp_sever2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:38 INFO  : 'con' command is executed.
20:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:29:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever2.elf_on_local.tcl'
21:36:27 INFO  : Disconnected from the channel tcfchan#5.
12:11:21 INFO  : Registering command handlers for SDK TCF services
12:11:23 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
12:11:27 INFO  : XSCT server has started successfully.
12:11:32 INFO  : Successfully done setting XSCT server connection channel  
12:11:32 INFO  : Successfully done setting SDK workspace  
12:11:32 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
12:11:32 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:23 INFO  : 'jtag frequency' command is executed.
12:13:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:23 INFO  : Context for 'APU' is selected.
12:13:23 INFO  : System reset is completed.
12:13:26 INFO  : 'after 3000' command is executed.
12:13:27 INFO  : Context for 'APU' is selected.
12:13:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:27 INFO  : Context for 'APU' is selected.
12:13:27 INFO  : 'ps7_init' command is executed.
12:13:27 INFO  : 'ps7_post_config' command is executed.
12:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:13:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_server_test.elf_on_local.tcl'
12:14:39 INFO  : Disconnected from the channel tcfchan#1.
12:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:40 INFO  : 'jtag frequency' command is executed.
12:14:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:40 INFO  : Context for 'APU' is selected.
12:14:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:43 INFO  : Context for 'APU' is selected.
12:14:43 INFO  : 'stop' command is executed.
12:14:44 INFO  : 'ps7_init' command is executed.
12:14:44 INFO  : 'ps7_post_config' command is executed.
12:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:45 INFO  : 'con' command is executed.
12:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:14:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:19:20 INFO  : Disconnected from the channel tcfchan#2.
12:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:22 INFO  : 'jtag frequency' command is executed.
12:19:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:22 INFO  : Context for 'APU' is selected.
12:19:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:24 INFO  : Context for 'APU' is selected.
12:19:24 INFO  : 'stop' command is executed.
12:19:25 INFO  : 'ps7_init' command is executed.
12:19:25 INFO  : 'ps7_post_config' command is executed.
12:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:26 INFO  : 'con' command is executed.
12:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:22:01 INFO  : Disconnected from the channel tcfchan#3.
12:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:02 INFO  : 'jtag frequency' command is executed.
12:22:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:02 INFO  : Context for 'APU' is selected.
12:22:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:05 INFO  : Context for 'APU' is selected.
12:22:05 INFO  : 'stop' command is executed.
12:22:06 INFO  : 'ps7_init' command is executed.
12:22:06 INFO  : 'ps7_post_config' command is executed.
12:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:07 INFO  : 'con' command is executed.
12:22:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:24:53 INFO  : Disconnected from the channel tcfchan#4.
12:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:54 INFO  : 'jtag frequency' command is executed.
12:24:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:54 INFO  : Context for 'APU' is selected.
12:24:54 INFO  : System reset is completed.
12:24:57 INFO  : 'after 3000' command is executed.
12:24:57 INFO  : Context for 'APU' is selected.
12:25:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:00 INFO  : Context for 'APU' is selected.
12:25:01 INFO  : 'ps7_init' command is executed.
12:25:01 INFO  : 'ps7_post_config' command is executed.
12:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:02 INFO  : 'con' command is executed.
12:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:26:28 INFO  : Disconnected from the channel tcfchan#5.
12:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:30 INFO  : 'jtag frequency' command is executed.
12:26:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:30 INFO  : Context for 'APU' is selected.
12:26:30 INFO  : System reset is completed.
12:26:33 INFO  : 'after 3000' command is executed.
12:26:33 INFO  : Context for 'APU' is selected.
12:26:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:36 INFO  : Context for 'APU' is selected.
12:26:37 INFO  : 'ps7_init' command is executed.
12:26:37 INFO  : 'ps7_post_config' command is executed.
12:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:38 INFO  : 'con' command is executed.
12:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:27:21 INFO  : Disconnected from the channel tcfchan#6.
12:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:22 INFO  : 'jtag frequency' command is executed.
12:27:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:22 INFO  : Context for 'APU' is selected.
12:27:22 INFO  : System reset is completed.
12:27:25 INFO  : 'after 3000' command is executed.
12:27:25 INFO  : Context for 'APU' is selected.
12:27:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:28 INFO  : Context for 'APU' is selected.
12:27:29 INFO  : 'ps7_init' command is executed.
12:27:29 INFO  : 'ps7_post_config' command is executed.
12:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:30 INFO  : 'con' command is executed.
12:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:27:59 INFO  : Disconnected from the channel tcfchan#7.
12:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:00 INFO  : 'jtag frequency' command is executed.
12:28:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:00 INFO  : Context for 'APU' is selected.
12:28:01 INFO  : System reset is completed.
12:28:04 INFO  : 'after 3000' command is executed.
12:28:04 INFO  : Context for 'APU' is selected.
12:28:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:06 INFO  : Context for 'APU' is selected.
12:28:07 INFO  : 'ps7_init' command is executed.
12:28:07 INFO  : 'ps7_post_config' command is executed.
12:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:08 INFO  : 'con' command is executed.
12:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:28:36 INFO  : Disconnected from the channel tcfchan#8.
12:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:37 INFO  : 'jtag frequency' command is executed.
12:28:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:37 INFO  : Context for 'APU' is selected.
12:28:37 INFO  : System reset is completed.
12:28:40 INFO  : 'after 3000' command is executed.
12:28:41 INFO  : Context for 'APU' is selected.
12:28:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:43 INFO  : Context for 'APU' is selected.
12:28:44 INFO  : 'ps7_init' command is executed.
12:28:44 INFO  : 'ps7_post_config' command is executed.
12:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:45 INFO  : 'con' command is executed.
12:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:31:34 INFO  : Disconnected from the channel tcfchan#9.
12:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:35 INFO  : 'jtag frequency' command is executed.
12:31:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:35 INFO  : Context for 'APU' is selected.
12:31:35 INFO  : System reset is completed.
12:31:38 INFO  : 'after 3000' command is executed.
12:31:39 INFO  : Context for 'APU' is selected.
12:31:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:41 INFO  : Context for 'APU' is selected.
12:31:42 INFO  : 'ps7_init' command is executed.
12:31:42 INFO  : 'ps7_post_config' command is executed.
12:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:43 INFO  : 'con' command is executed.
12:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:32:13 INFO  : Disconnected from the channel tcfchan#10.
12:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:14 INFO  : 'jtag frequency' command is executed.
12:32:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:14 INFO  : Context for 'APU' is selected.
12:32:14 INFO  : System reset is completed.
12:32:17 INFO  : 'after 3000' command is executed.
12:32:17 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:20 INFO  : Context for 'APU' is selected.
12:32:20 INFO  : 'ps7_init' command is executed.
12:32:20 INFO  : 'ps7_post_config' command is executed.
12:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:21 INFO  : 'con' command is executed.
12:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:35:13 INFO  : Disconnected from the channel tcfchan#11.
12:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:14 INFO  : 'jtag frequency' command is executed.
12:35:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:14 INFO  : Context for 'APU' is selected.
12:35:15 INFO  : System reset is completed.
12:35:18 INFO  : 'after 3000' command is executed.
12:35:18 INFO  : Context for 'APU' is selected.
12:35:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:21 INFO  : Context for 'APU' is selected.
12:35:22 INFO  : 'ps7_init' command is executed.
12:35:22 INFO  : 'ps7_post_config' command is executed.
12:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:22 INFO  : 'con' command is executed.
12:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:35:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:39:02 INFO  : Disconnected from the channel tcfchan#12.
12:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:03 INFO  : 'jtag frequency' command is executed.
12:39:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:03 INFO  : Context for 'APU' is selected.
12:39:03 INFO  : System reset is completed.
12:39:06 INFO  : 'after 3000' command is executed.
12:39:06 INFO  : Context for 'APU' is selected.
12:39:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:09 INFO  : Context for 'APU' is selected.
12:39:10 INFO  : 'ps7_init' command is executed.
12:39:10 INFO  : 'ps7_post_config' command is executed.
12:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:10 INFO  : 'con' command is executed.
12:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:40:40 INFO  : Disconnected from the channel tcfchan#13.
12:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:41 INFO  : 'jtag frequency' command is executed.
12:40:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:41 INFO  : Context for 'APU' is selected.
12:40:41 INFO  : System reset is completed.
12:40:44 INFO  : 'after 3000' command is executed.
12:40:44 INFO  : Context for 'APU' is selected.
12:40:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:47 INFO  : Context for 'APU' is selected.
12:40:47 INFO  : 'ps7_init' command is executed.
12:40:47 INFO  : 'ps7_post_config' command is executed.
12:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:48 INFO  : 'con' command is executed.
12:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:48:37 INFO  : Disconnected from the channel tcfchan#14.
12:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:48:38 INFO  : 'jtag frequency' command is executed.
12:48:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:38 INFO  : Context for 'APU' is selected.
12:48:38 INFO  : System reset is completed.
12:48:41 INFO  : 'after 3000' command is executed.
12:48:41 INFO  : Context for 'APU' is selected.
12:48:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:45 INFO  : Context for 'APU' is selected.
12:48:46 INFO  : 'ps7_init' command is executed.
12:48:46 INFO  : 'ps7_post_config' command is executed.
12:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:47 INFO  : 'con' command is executed.
12:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:48:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:49:34 INFO  : Disconnected from the channel tcfchan#15.
12:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:35 INFO  : 'jtag frequency' command is executed.
12:49:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:35 INFO  : Context for 'APU' is selected.
12:49:35 INFO  : System reset is completed.
12:49:38 INFO  : 'after 3000' command is executed.
12:49:38 INFO  : Context for 'APU' is selected.
12:49:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:41 INFO  : Context for 'APU' is selected.
12:49:42 INFO  : 'ps7_init' command is executed.
12:49:42 INFO  : 'ps7_post_config' command is executed.
12:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:43 INFO  : 'con' command is executed.
12:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:49:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:51:05 INFO  : Disconnected from the channel tcfchan#16.
12:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:07 INFO  : 'jtag frequency' command is executed.
12:51:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:07 INFO  : Context for 'APU' is selected.
12:51:07 INFO  : System reset is completed.
12:51:10 INFO  : 'after 3000' command is executed.
12:51:10 INFO  : Context for 'APU' is selected.
12:51:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:13 INFO  : Context for 'APU' is selected.
12:51:13 INFO  : 'ps7_init' command is executed.
12:51:13 INFO  : 'ps7_post_config' command is executed.
12:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:14 INFO  : 'con' command is executed.
12:51:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
16:12:49 INFO  : Disconnected from the channel tcfchan#17.
17:45:43 INFO  : Registering command handlers for SDK TCF services
17:45:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
17:45:53 INFO  : XSCT server has started successfully.
17:46:20 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
17:46:55 INFO  : Successfully done setting XSCT server connection channel  
17:46:55 INFO  : Successfully done setting SDK workspace  
17:46:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
17:46:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571737322914,  Project:1571556839850
17:46:57 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
17:46:58 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
17:47:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:47:37 INFO  : 
17:47:38 INFO  : Updating hardware inferred compiler options for Lidar3D.
17:47:38 INFO  : Clearing existing target manager status.
17:47:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:47:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:34 INFO  : 'fpga -state' command is executed.
18:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:21 INFO  : 'jtag frequency' command is executed.
18:22:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:21 INFO  : Context for 'APU' is selected.
18:22:22 INFO  : System reset is completed.
18:22:25 INFO  : 'after 3000' command is executed.
18:22:25 INFO  : Context for 'APU' is selected.
18:22:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:25 INFO  : Context for 'APU' is selected.
18:22:26 INFO  : 'ps7_init' command is executed.
18:22:26 INFO  : 'ps7_post_config' command is executed.
18:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:27 INFO  : Memory regions updated for context APU
18:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:27 INFO  : 'con' command is executed.
18:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
18:22:58 INFO  : Disconnected from the channel tcfchan#1.
18:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:23:00 INFO  : 'fpga -state' command is executed.
18:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:03 INFO  : 'jtag frequency' command is executed.
18:23:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:04 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : System reset is completed.
18:23:07 INFO  : 'after 3000' command is executed.
18:23:07 INFO  : Context for 'APU' is selected.
18:23:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:13 INFO  : Context for 'APU' is selected.
18:23:13 INFO  : 'ps7_init' command is executed.
18:23:13 INFO  : 'ps7_post_config' command is executed.
18:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:14 INFO  : Memory regions updated for context APU
18:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:14 INFO  : 'con' command is executed.
18:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:23:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
18:24:09 INFO  : Disconnected from the channel tcfchan#2.
18:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:10 INFO  : 'fpga -state' command is executed.
18:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:16 INFO  : 'jtag frequency' command is executed.
18:24:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:16 INFO  : Context for 'APU' is selected.
18:24:16 INFO  : System reset is completed.
18:24:19 INFO  : 'after 3000' command is executed.
18:24:19 INFO  : Context for 'APU' is selected.
18:24:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:24:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:19 INFO  : Context for 'APU' is selected.
18:24:20 INFO  : 'ps7_init' command is executed.
18:24:20 INFO  : 'ps7_post_config' command is executed.
18:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:21 INFO  : Memory regions updated for context APU
18:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:21 INFO  : 'con' command is executed.
18:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
18:24:51 INFO  : Disconnected from the channel tcfchan#3.
18:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:52 INFO  : 'fpga -state' command is executed.
18:25:08 INFO  : Memory regions updated for context APU
18:26:00 INFO  : Apm configuration has been updated and stored to 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'system_wrapper_hw_platform_0'
18:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:26:27 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:22 INFO  : 'fpga -state' command is executed.
18:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:22 INFO  : 'jtag frequency' command is executed.
18:44:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:22 INFO  : Context for 'APU' is selected.
18:44:22 INFO  : System reset is completed.
18:44:25 INFO  : 'after 3000' command is executed.
18:44:25 INFO  : Context for 'APU' is selected.
18:44:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:25 INFO  : Context for 'APU' is selected.
18:44:26 INFO  : 'ps7_init' command is executed.
18:44:26 INFO  : 'ps7_post_config' command is executed.
18:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:27 INFO  : Memory regions updated for context APU
18:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:27 INFO  : 'con' command is executed.
18:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
18:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:53:47 INFO  : Disconnected from the channel tcfchan#4.
18:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:48 INFO  : 'jtag frequency' command is executed.
18:53:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:48 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : System reset is completed.
18:53:52 INFO  : 'after 3000' command is executed.
18:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:53:54 INFO  : Context for 'APU' is selected.
18:53:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:54 INFO  : Context for 'APU' is selected.
18:53:55 INFO  : 'ps7_init' command is executed.
18:53:55 INFO  : 'ps7_post_config' command is executed.
18:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:56 INFO  : Memory regions updated for context APU
18:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:56 INFO  : 'con' command is executed.
18:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
18:56:36 INFO  : Disconnected from the channel tcfchan#5.
18:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:38 INFO  : 'jtag frequency' command is executed.
18:56:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:38 INFO  : Context for 'APU' is selected.
18:56:38 INFO  : System reset is completed.
18:56:41 INFO  : 'after 3000' command is executed.
18:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:56:43 INFO  : Context for 'APU' is selected.
18:56:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:44 INFO  : Context for 'APU' is selected.
18:56:44 INFO  : 'ps7_init' command is executed.
18:56:44 INFO  : 'ps7_post_config' command is executed.
18:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:45 INFO  : Memory regions updated for context APU
18:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:45 INFO  : 'con' command is executed.
18:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
19:04:43 INFO  : Disconnected from the channel tcfchan#6.
19:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:04:45 INFO  : 'jtag frequency' command is executed.
19:04:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:45 INFO  : Context for 'APU' is selected.
19:04:45 INFO  : System reset is completed.
19:04:48 INFO  : 'after 3000' command is executed.
19:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:04:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:04:51 INFO  : Context for 'APU' is selected.
19:04:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:51 INFO  : Context for 'APU' is selected.
19:04:51 INFO  : 'ps7_init' command is executed.
19:04:51 INFO  : 'ps7_post_config' command is executed.
19:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:52 INFO  : Memory regions updated for context APU
19:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:52 INFO  : 'con' command is executed.
19:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:04:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
19:05:24 INFO  : Disconnected from the channel tcfchan#7.
19:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:25 INFO  : 'jtag frequency' command is executed.
19:05:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:25 INFO  : Context for 'APU' is selected.
19:05:25 INFO  : System reset is completed.
19:05:28 INFO  : 'after 3000' command is executed.
19:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:05:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:05:31 INFO  : Context for 'APU' is selected.
19:05:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:31 INFO  : Context for 'APU' is selected.
19:05:32 INFO  : 'ps7_init' command is executed.
19:05:32 INFO  : 'ps7_post_config' command is executed.
19:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:32 INFO  : Memory regions updated for context APU
19:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:33 INFO  : 'con' command is executed.
19:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:05:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
19:19:45 INFO  : Disconnected from the channel tcfchan#8.
19:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:47 INFO  : 'fpga -state' command is executed.
19:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:48 INFO  : 'jtag frequency' command is executed.
19:19:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:48 INFO  : Context for 'APU' is selected.
19:19:48 INFO  : System reset is completed.
19:19:51 INFO  : 'after 3000' command is executed.
19:19:51 INFO  : Context for 'APU' is selected.
19:19:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:51 INFO  : Context for 'APU' is selected.
19:19:52 INFO  : 'ps7_init' command is executed.
19:19:52 INFO  : 'ps7_post_config' command is executed.
19:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:19:52 INFO  : Memory regions updated for context APU
19:19:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_server_test.elf_on_local.tcl'
19:20:29 INFO  : Disconnected from the channel tcfchan#9.
19:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:31 INFO  : 'fpga -state' command is executed.
19:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:37 INFO  : 'jtag frequency' command is executed.
19:20:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:37 INFO  : Context for 'APU' is selected.
19:20:37 INFO  : System reset is completed.
19:20:40 INFO  : 'after 3000' command is executed.
19:20:40 INFO  : Context for 'APU' is selected.
19:20:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:40 INFO  : Context for 'APU' is selected.
19:20:41 INFO  : 'ps7_init' command is executed.
19:20:41 INFO  : 'ps7_post_config' command is executed.
19:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:20:41 INFO  : Memory regions updated for context APU
19:20:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_server_test.elf_on_local.tcl'
19:21:17 INFO  : Disconnected from the channel tcfchan#10.
19:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:19 INFO  : 'jtag frequency' command is executed.
19:21:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:19 INFO  : Context for 'APU' is selected.
19:21:19 INFO  : System reset is completed.
19:21:22 INFO  : 'after 3000' command is executed.
19:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:21:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:21:25 INFO  : Context for 'APU' is selected.
19:21:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:25 INFO  : Context for 'APU' is selected.
19:21:25 INFO  : 'ps7_init' command is executed.
19:21:25 INFO  : 'ps7_post_config' command is executed.
19:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:26 INFO  : Memory regions updated for context APU
19:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:26 INFO  : 'con' command is executed.
19:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:21:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
20:13:05 INFO  : Disconnected from the channel tcfchan#11.
23:48:19 INFO  : Registering command handlers for SDK TCF services
23:48:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
23:48:27 INFO  : XSCT server has started successfully.
23:48:27 INFO  : Successfully done setting XSCT server connection channel  
23:48:28 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
23:48:28 INFO  : Successfully done setting SDK workspace  
23:48:28 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
23:48:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571759142814,  Project:1571737322914
23:48:35 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
23:48:35 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
23:48:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:48:56 INFO  : 
23:48:57 INFO  : Updating hardware inferred compiler options for Lidar3D.
23:48:57 INFO  : Clearing existing target manager status.
23:58:45 INFO  : Example project udp_sever_bsp_xuartlite_intr_example_1 has been created successfully.
00:01:40 INFO  : Example project udp_sever_bsp_xuartlite_intr_tapp_example_1 has been created successfully.
00:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:14:00 INFO  : 'jtag frequency' command is executed.
00:14:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:00 INFO  : Context for 'APU' is selected.
00:14:00 INFO  : System reset is completed.
00:14:03 INFO  : 'after 3000' command is executed.
00:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:14:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:14:06 INFO  : Context for 'APU' is selected.
00:14:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:06 INFO  : Context for 'APU' is selected.
00:14:06 INFO  : 'ps7_init' command is executed.
00:14:06 INFO  : 'ps7_post_config' command is executed.
00:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:07 INFO  : Memory regions updated for context APU
00:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:07 INFO  : 'con' command is executed.
00:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:14:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
00:18:50 INFO  : Disconnected from the channel tcfchan#1.
00:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:45 INFO  : 'fpga -state' command is executed.
00:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:45 INFO  : 'jtag frequency' command is executed.
00:24:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:45 INFO  : Context for 'APU' is selected.
00:24:45 INFO  : 'stop' command is executed.
00:24:46 INFO  : 'ps7_init' command is executed.
00:24:46 INFO  : 'ps7_post_config' command is executed.
00:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:47 INFO  : Memory regions updated for context APU
00:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:47 INFO  : 'con' command is executed.
00:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
00:25:24 INFO  : Disconnected from the channel tcfchan#2.
00:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:25:26 INFO  : 'jtag frequency' command is executed.
00:25:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:26 INFO  : Context for 'APU' is selected.
00:25:26 INFO  : System reset is completed.
00:25:29 INFO  : 'after 3000' command is executed.
00:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:25:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:25:31 INFO  : Context for 'APU' is selected.
00:25:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:31 INFO  : Context for 'APU' is selected.
00:25:32 INFO  : 'ps7_init' command is executed.
00:25:32 INFO  : 'ps7_post_config' command is executed.
00:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:32 INFO  : Memory regions updated for context APU
00:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:33 INFO  : 'con' command is executed.
00:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:25:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
00:26:25 INFO  : Disconnected from the channel tcfchan#3.
00:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:27 INFO  : 'jtag frequency' command is executed.
00:26:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:27 INFO  : Context for 'APU' is selected.
00:26:27 INFO  : System reset is completed.
00:26:30 INFO  : 'after 3000' command is executed.
00:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:26:33 INFO  : Context for 'APU' is selected.
00:26:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:33 INFO  : Context for 'APU' is selected.
00:26:33 INFO  : 'ps7_init' command is executed.
00:26:33 INFO  : 'ps7_post_config' command is executed.
00:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:34 INFO  : Memory regions updated for context APU
00:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:34 INFO  : 'con' command is executed.
00:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
00:27:48 INFO  : Disconnected from the channel tcfchan#4.
00:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:49 INFO  : 'jtag frequency' command is executed.
00:27:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:49 INFO  : Context for 'APU' is selected.
00:27:49 INFO  : System reset is completed.
00:27:52 INFO  : 'after 3000' command is executed.
00:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:27:55 INFO  : Context for 'APU' is selected.
00:27:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:55 INFO  : Context for 'APU' is selected.
00:27:55 INFO  : 'ps7_init' command is executed.
00:27:55 INFO  : 'ps7_post_config' command is executed.
00:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:56 INFO  : Memory regions updated for context APU
00:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:56 INFO  : 'con' command is executed.
00:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:12:52 INFO  : Disconnected from the channel tcfchan#5.
11:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:54 INFO  : 'jtag frequency' command is executed.
11:12:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:54 INFO  : Context for 'APU' is selected.
11:12:54 INFO  : System reset is completed.
11:12:57 INFO  : 'after 3000' command is executed.
11:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:12:59 INFO  : Context for 'APU' is selected.
11:13:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:00 INFO  : Context for 'APU' is selected.
11:13:00 INFO  : 'ps7_init' command is executed.
11:13:00 INFO  : 'ps7_post_config' command is executed.
11:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:01 INFO  : Memory regions updated for context APU
11:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:01 INFO  : 'con' command is executed.
11:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:13:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:14:24 INFO  : Disconnected from the channel tcfchan#6.
11:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:26 INFO  : 'jtag frequency' command is executed.
11:14:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:26 INFO  : Context for 'APU' is selected.
11:14:26 INFO  : System reset is completed.
11:14:29 INFO  : 'after 3000' command is executed.
11:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:14:32 INFO  : Context for 'APU' is selected.
11:14:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:32 INFO  : Context for 'APU' is selected.
11:14:32 INFO  : 'ps7_init' command is executed.
11:14:32 INFO  : 'ps7_post_config' command is executed.
11:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:33 INFO  : Memory regions updated for context APU
11:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:33 INFO  : 'con' command is executed.
11:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
11:16:15 INFO  : Example project udp_sever_bsp_xuartlite_intr_example_1 has been created successfully.
11:46:24 INFO  : Example project udp_sever_bsp_xuartlite_selftest_example_1 has been created successfully.
11:52:27 INFO  : Example project udp_sever_bsp_xuartlite_intr_example_1 has been created successfully.
11:52:29 INFO  : Example project udp_sever_bsp_xuartlite_intr_tapp_example_1 has been created successfully.
12:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:45 INFO  : 'fpga -state' command is executed.
12:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:46 INFO  : 'jtag frequency' command is executed.
12:01:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:46 INFO  : Context for 'APU' is selected.
12:01:46 INFO  : System reset is completed.
12:01:49 INFO  : 'after 3000' command is executed.
12:01:49 INFO  : Context for 'APU' is selected.
12:01:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:49 INFO  : Context for 'APU' is selected.
12:01:50 INFO  : 'ps7_init' command is executed.
12:01:51 INFO  : 'ps7_post_config' command is executed.
12:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:01:51 INFO  : Memory regions updated for context APU
12:01:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_server_test.elf_on_local.tcl'
12:01:53 INFO  : Disconnected from the channel tcfchan#7.
12:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:04 INFO  : 'fpga -state' command is executed.
12:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:05 INFO  : 'jtag frequency' command is executed.
12:07:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:05 INFO  : Context for 'APU' is selected.
12:07:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:05 INFO  : Context for 'APU' is selected.
12:07:05 INFO  : 'stop' command is executed.
12:07:06 INFO  : 'ps7_init' command is executed.
12:07:06 INFO  : 'ps7_post_config' command is executed.
12:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:07 INFO  : Memory regions updated for context APU
12:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:07 INFO  : 'con' command is executed.
12:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:07:32 INFO  : Disconnected from the channel tcfchan#8.
12:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:37 INFO  : 'fpga -state' command is executed.
12:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:37 INFO  : 'jtag frequency' command is executed.
12:07:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:38 INFO  : Context for 'APU' is selected.
12:07:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:38 INFO  : Context for 'APU' is selected.
12:07:38 INFO  : 'stop' command is executed.
12:07:38 INFO  : 'ps7_init' command is executed.
12:07:38 INFO  : 'ps7_post_config' command is executed.
12:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:39 INFO  : Memory regions updated for context APU
12:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:39 INFO  : 'con' command is executed.
12:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:07:52 INFO  : Disconnected from the channel tcfchan#9.
12:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:53 INFO  : 'fpga -state' command is executed.
12:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:54 INFO  : 'jtag frequency' command is executed.
12:07:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:54 INFO  : Context for 'APU' is selected.
12:07:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:54 INFO  : Context for 'APU' is selected.
12:07:54 INFO  : 'stop' command is executed.
12:07:54 INFO  : 'ps7_init' command is executed.
12:07:54 INFO  : 'ps7_post_config' command is executed.
12:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:55 INFO  : Memory regions updated for context APU
12:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:55 INFO  : 'con' command is executed.
12:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:10:13 INFO  : Disconnected from the channel tcfchan#10.
12:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:14 INFO  : 'fpga -state' command is executed.
12:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:15 INFO  : 'jtag frequency' command is executed.
12:10:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:15 INFO  : Context for 'APU' is selected.
12:10:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:15 INFO  : Context for 'APU' is selected.
12:10:15 INFO  : 'stop' command is executed.
12:10:16 INFO  : 'ps7_init' command is executed.
12:10:16 INFO  : 'ps7_post_config' command is executed.
12:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:16 INFO  : Memory regions updated for context APU
12:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:16 INFO  : 'con' command is executed.
12:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:10:50 INFO  : Disconnected from the channel tcfchan#11.
12:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:51 INFO  : 'fpga -state' command is executed.
12:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:51 INFO  : 'jtag frequency' command is executed.
12:10:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:52 INFO  : Context for 'APU' is selected.
12:10:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:52 INFO  : Context for 'APU' is selected.
12:10:52 INFO  : 'stop' command is executed.
12:10:52 INFO  : 'ps7_init' command is executed.
12:10:52 INFO  : 'ps7_post_config' command is executed.
12:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:53 INFO  : Memory regions updated for context APU
12:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:53 INFO  : 'con' command is executed.
12:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:23 INFO  : 'fpga -state' command is executed.
12:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:24 INFO  : 'jtag frequency' command is executed.
12:11:24 INFO  : Context for 'APU' is selected.
12:11:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
configparams force-mem-access 0
----------------End of Script----------------

12:11:24 INFO  : Disconnected from the channel tcfchan#12.
12:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:34 INFO  : 'fpga -state' command is executed.
12:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:34 INFO  : 'jtag frequency' command is executed.
12:11:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:34 INFO  : Context for 'APU' is selected.
12:11:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:34 INFO  : Context for 'APU' is selected.
12:11:34 INFO  : 'stop' command is executed.
12:11:35 INFO  : 'ps7_init' command is executed.
12:11:35 INFO  : 'ps7_post_config' command is executed.
12:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:42 INFO  : Disconnected from the channel tcfchan#13.
12:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:13:13 INFO  : 'fpga -state' command is executed.
12:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:14 INFO  : 'jtag frequency' command is executed.
12:13:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:14 INFO  : Context for 'APU' is selected.
12:13:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:14 INFO  : Context for 'APU' is selected.
12:13:14 INFO  : 'stop' command is executed.
12:13:15 INFO  : 'ps7_init' command is executed.
12:13:15 INFO  : 'ps7_post_config' command is executed.
12:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:16 INFO  : Memory regions updated for context APU
12:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:16 INFO  : 'con' command is executed.
12:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:13:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:13:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:13:45 INFO  : 'fpga -state' command is executed.
12:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:13:45 INFO  : 'jtag frequency' command is executed.
12:13:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:45 INFO  : Context for 'APU' is selected.
12:13:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:45 INFO  : Context for 'APU' is selected.
12:13:45 INFO  : 'stop' command is executed.
12:13:47 INFO  : 'ps7_init' command is executed.
12:13:47 INFO  : 'ps7_post_config' command is executed.
12:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:48 INFO  : Memory regions updated for context APU
12:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:48 INFO  : 'con' command is executed.
12:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:13:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
12:40:10 INFO  : Example project udp_sever_bsp_xuartlite_intr_example_1 has been created successfully.
12:49:32 INFO  : Example project udp_sever_bsp_xuartlite_intr_tapp_example_1 has been created successfully.
13:08:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571807277094,  Project:1571759142814
13:08:22 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:08:25 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
13:08:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:15:09 INFO  : Registering command handlers for SDK TCF services
13:15:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
13:15:23 INFO  : XSCT server has started successfully.
13:15:24 INFO  : Successfully done setting XSCT server connection channel  
13:15:24 INFO  : Successfully done setting SDK workspace  
13:15:24 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
13:15:39 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:23:36 INFO  : Registering command handlers for SDK TCF services
13:23:37 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
13:23:42 INFO  : XSCT server has started successfully.
13:23:42 INFO  : Successfully done setting XSCT server connection channel  
13:23:42 INFO  : Successfully done setting SDK workspace  
13:23:42 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
13:23:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:34 INFO  : 'jtag frequency' command is executed.
13:48:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:34 INFO  : Context for 'APU' is selected.
13:48:35 INFO  : System reset is completed.
13:48:38 INFO  : 'after 3000' command is executed.
13:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:48:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:48:40 INFO  : Context for 'APU' is selected.
13:48:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:40 INFO  : Context for 'APU' is selected.
13:48:41 INFO  : 'ps7_init' command is executed.
13:48:41 INFO  : 'ps7_post_config' command is executed.
13:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/udp_sever_bsp_xuartlite_intr_tapp_example_1/Debug/udp_sever_bsp_xuartlite_intr_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:41 INFO  : Memory regions updated for context APU
13:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:42 INFO  : 'con' command is executed.
13:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:48:42 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_udp_sever_bsp_xuartlite_intr_tapp_example_1.elf_on_local.tcl'
15:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:31 INFO  : 'jtag frequency' command is executed.
15:41:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:31 INFO  : Context for 'APU' is selected.
15:41:31 INFO  : System reset is completed.
15:41:34 INFO  : 'after 3000' command is executed.
15:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:41:37 INFO  : Context for 'APU' is selected.
15:41:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:37 INFO  : Context for 'APU' is selected.
15:41:38 INFO  : 'ps7_init' command is executed.
15:41:38 INFO  : 'ps7_post_config' command is executed.
15:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:39 INFO  : Memory regions updated for context APU
15:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:39 INFO  : 'con' command is executed.
15:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
15:45:57 INFO  : Disconnected from the channel tcfchan#1.
15:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:58 INFO  : 'jtag frequency' command is executed.
15:45:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:58 INFO  : Context for 'APU' is selected.
15:45:58 INFO  : System reset is completed.
15:46:01 INFO  : 'after 3000' command is executed.
15:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:46:04 INFO  : Context for 'APU' is selected.
15:46:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:08 INFO  : Context for 'APU' is selected.
15:46:09 INFO  : 'ps7_init' command is executed.
15:46:09 INFO  : 'ps7_post_config' command is executed.
15:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:10 INFO  : Memory regions updated for context APU
15:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:10 INFO  : 'con' command is executed.
15:46:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:46:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
15:57:37 INFO  : Disconnected from the channel tcfchan#2.
15:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:39 INFO  : 'jtag frequency' command is executed.
15:57:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:39 INFO  : Context for 'APU' is selected.
15:57:39 INFO  : System reset is completed.
15:57:42 INFO  : 'after 3000' command is executed.
15:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:57:45 INFO  : Context for 'APU' is selected.
15:57:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:51 INFO  : Context for 'APU' is selected.
15:57:52 INFO  : 'ps7_init' command is executed.
15:57:52 INFO  : 'ps7_post_config' command is executed.
15:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:52 INFO  : Memory regions updated for context APU
15:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:53 INFO  : 'con' command is executed.
15:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
16:03:04 WARN  : channel "tcfchan#1" closed
16:03:04 INFO  : Disconnected from the channel tcfchan#3.
20:02:55 INFO  : Registering command handlers for SDK TCF services
20:02:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
20:03:05 INFO  : XSCT server has started successfully.
20:03:05 INFO  : Successfully done setting XSCT server connection channel  
20:03:24 INFO  : Successfully done setting SDK workspace  
20:03:24 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
20:03:24 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:27:25 INFO  : Registering command handlers for SDK TCF services
11:27:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
11:27:36 INFO  : XSCT server has started successfully.
11:27:49 INFO  : Successfully done setting XSCT server connection channel  
11:27:49 INFO  : Successfully done setting SDK workspace  
11:27:49 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
11:27:49 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:33 INFO  : 'jtag frequency' command is executed.
12:31:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:33 INFO  : Context for 'APU' is selected.
12:31:33 INFO  : System reset is completed.
12:31:36 INFO  : 'after 3000' command is executed.
12:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:31:41 INFO  : Context for 'APU' is selected.
12:31:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:41 INFO  : Context for 'APU' is selected.
12:31:42 INFO  : 'ps7_init' command is executed.
12:31:42 INFO  : 'ps7_post_config' command is executed.
12:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:42 INFO  : Memory regions updated for context APU
12:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:43 INFO  : 'con' command is executed.
12:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:31:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:33:21 INFO  : Disconnected from the channel tcfchan#1.
12:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:22 INFO  : 'jtag frequency' command is executed.
12:33:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:22 INFO  : Context for 'APU' is selected.
12:33:22 INFO  : System reset is completed.
12:33:25 INFO  : 'after 3000' command is executed.
12:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:33:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:33:28 INFO  : Context for 'APU' is selected.
12:33:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:31 INFO  : Context for 'APU' is selected.
12:33:32 INFO  : 'ps7_init' command is executed.
12:33:32 INFO  : 'ps7_post_config' command is executed.
12:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:33 INFO  : Memory regions updated for context APU
12:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:33 INFO  : 'con' command is executed.
12:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:33:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:34:26 INFO  : Disconnected from the channel tcfchan#2.
12:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:28 INFO  : 'jtag frequency' command is executed.
12:34:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:28 INFO  : Context for 'APU' is selected.
12:34:28 INFO  : System reset is completed.
12:34:31 INFO  : 'after 3000' command is executed.
12:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:34:34 INFO  : Context for 'APU' is selected.
12:34:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:37 INFO  : Context for 'APU' is selected.
12:34:38 INFO  : 'ps7_init' command is executed.
12:34:38 INFO  : 'ps7_post_config' command is executed.
12:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:38 INFO  : Memory regions updated for context APU
12:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:38 INFO  : 'con' command is executed.
12:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:40:43 INFO  : Disconnected from the channel tcfchan#3.
12:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:44 INFO  : 'jtag frequency' command is executed.
12:40:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:44 INFO  : Context for 'APU' is selected.
12:40:45 INFO  : System reset is completed.
12:40:48 INFO  : 'after 3000' command is executed.
12:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:40:50 INFO  : Context for 'APU' is selected.
12:40:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:40:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:53 INFO  : Context for 'APU' is selected.
12:40:54 INFO  : 'ps7_init' command is executed.
12:40:54 INFO  : 'ps7_post_config' command is executed.
12:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:55 INFO  : Memory regions updated for context APU
12:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:55 INFO  : 'con' command is executed.
12:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:43:07 INFO  : Disconnected from the channel tcfchan#4.
12:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:09 INFO  : 'jtag frequency' command is executed.
12:43:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:09 INFO  : Context for 'APU' is selected.
12:43:09 INFO  : System reset is completed.
12:43:12 INFO  : 'after 3000' command is executed.
12:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:43:15 INFO  : Context for 'APU' is selected.
12:43:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:18 INFO  : Context for 'APU' is selected.
12:43:18 INFO  : 'ps7_init' command is executed.
12:43:18 INFO  : 'ps7_post_config' command is executed.
12:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:19 INFO  : Memory regions updated for context APU
12:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:20 INFO  : 'con' command is executed.
12:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:43:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:44:16 INFO  : Disconnected from the channel tcfchan#5.
12:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:17 INFO  : 'jtag frequency' command is executed.
12:44:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:17 INFO  : Context for 'APU' is selected.
12:44:17 INFO  : System reset is completed.
12:44:20 INFO  : 'after 3000' command is executed.
12:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:44:23 INFO  : Context for 'APU' is selected.
12:44:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:26 INFO  : Context for 'APU' is selected.
12:44:27 INFO  : 'ps7_init' command is executed.
12:44:27 INFO  : 'ps7_post_config' command is executed.
12:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:28 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:28 INFO  : Memory regions updated for context APU
12:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:28 INFO  : 'con' command is executed.
12:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:46:02 INFO  : Disconnected from the channel tcfchan#6.
12:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:03 INFO  : 'jtag frequency' command is executed.
12:46:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:03 INFO  : Context for 'APU' is selected.
12:46:04 INFO  : System reset is completed.
12:46:07 INFO  : 'after 3000' command is executed.
12:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:46:09 INFO  : Context for 'APU' is selected.
12:46:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:13 INFO  : Context for 'APU' is selected.
12:46:13 INFO  : 'ps7_init' command is executed.
12:46:13 INFO  : 'ps7_post_config' command is executed.
12:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:14 INFO  : Memory regions updated for context APU
12:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:14 INFO  : 'con' command is executed.
12:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:50:12 INFO  : Disconnected from the channel tcfchan#7.
12:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:14 INFO  : 'jtag frequency' command is executed.
12:50:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:14 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : System reset is completed.
12:50:17 INFO  : 'after 3000' command is executed.
12:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:50:20 INFO  : Context for 'APU' is selected.
12:50:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:23 INFO  : Context for 'APU' is selected.
12:50:24 INFO  : 'ps7_init' command is executed.
12:50:24 INFO  : 'ps7_post_config' command is executed.
12:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:24 INFO  : Memory regions updated for context APU
12:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:25 INFO  : 'con' command is executed.
12:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:50:52 INFO  : Disconnected from the channel tcfchan#8.
12:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:54 INFO  : 'jtag frequency' command is executed.
12:50:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:54 INFO  : Context for 'APU' is selected.
12:50:54 INFO  : System reset is completed.
12:50:57 INFO  : 'after 3000' command is executed.
12:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:51:00 INFO  : Context for 'APU' is selected.
12:51:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:03 INFO  : Context for 'APU' is selected.
12:51:04 INFO  : 'ps7_init' command is executed.
12:51:04 INFO  : 'ps7_post_config' command is executed.
12:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:05 INFO  : Memory regions updated for context APU
12:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:05 INFO  : 'con' command is executed.
12:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:59:06 INFO  : Disconnected from the channel tcfchan#9.
12:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:07 INFO  : 'jtag frequency' command is executed.
12:59:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:07 INFO  : Context for 'APU' is selected.
12:59:08 INFO  : System reset is completed.
12:59:11 INFO  : 'after 3000' command is executed.
12:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:59:13 INFO  : Context for 'APU' is selected.
12:59:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:17 INFO  : Context for 'APU' is selected.
12:59:18 INFO  : 'ps7_init' command is executed.
12:59:18 INFO  : 'ps7_post_config' command is executed.
12:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:18 INFO  : Memory regions updated for context APU
12:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:19 INFO  : 'con' command is executed.
12:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
12:59:51 INFO  : Disconnected from the channel tcfchan#10.
12:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:52 INFO  : 'jtag frequency' command is executed.
12:59:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:52 INFO  : Context for 'APU' is selected.
12:59:52 INFO  : System reset is completed.
12:59:55 INFO  : 'after 3000' command is executed.
12:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:59:58 INFO  : Context for 'APU' is selected.
13:00:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:01 INFO  : Context for 'APU' is selected.
13:00:02 INFO  : 'ps7_init' command is executed.
13:00:02 INFO  : 'ps7_post_config' command is executed.
13:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:02 INFO  : Memory regions updated for context APU
13:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:03 INFO  : 'con' command is executed.
13:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:00:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:01:32 INFO  : Disconnected from the channel tcfchan#11.
13:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:34 INFO  : 'jtag frequency' command is executed.
13:01:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:34 INFO  : Context for 'APU' is selected.
13:01:34 INFO  : System reset is completed.
13:01:37 INFO  : 'after 3000' command is executed.
13:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:01:40 INFO  : Context for 'APU' is selected.
13:01:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:43 INFO  : Context for 'APU' is selected.
13:01:44 INFO  : 'ps7_init' command is executed.
13:01:44 INFO  : 'ps7_post_config' command is executed.
13:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:45 INFO  : Memory regions updated for context APU
13:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:45 INFO  : 'con' command is executed.
13:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:02:27 INFO  : Disconnected from the channel tcfchan#12.
13:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:29 INFO  : 'jtag frequency' command is executed.
13:02:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:29 INFO  : Context for 'APU' is selected.
13:02:29 INFO  : System reset is completed.
13:02:32 INFO  : 'after 3000' command is executed.
13:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:02:35 INFO  : Context for 'APU' is selected.
13:02:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:38 INFO  : Context for 'APU' is selected.
13:02:39 INFO  : 'ps7_init' command is executed.
13:02:39 INFO  : 'ps7_post_config' command is executed.
13:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:40 INFO  : Memory regions updated for context APU
13:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:41 INFO  : 'con' command is executed.
13:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:06:54 INFO  : Disconnected from the channel tcfchan#13.
13:10:35 INFO  : Registering command handlers for SDK TCF services
13:10:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
13:10:42 INFO  : XSCT server has started successfully.
13:10:42 INFO  : Successfully done setting XSCT server connection channel  
13:10:42 INFO  : Successfully done setting SDK workspace  
13:10:42 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
13:10:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
13:10:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572239392904,  Project:1571807277094
13:10:48 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
13:10:48 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
13:10:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:11:21 INFO  : 
13:11:22 INFO  : Updating hardware inferred compiler options for Lidar3D.
13:11:22 INFO  : Clearing existing target manager status.
13:11:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:11:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:27 INFO  : 'jtag frequency' command is executed.
13:13:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:27 INFO  : Context for 'APU' is selected.
13:13:27 INFO  : System reset is completed.
13:13:30 INFO  : 'after 3000' command is executed.
13:13:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:13:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:13:33 INFO  : Context for 'APU' is selected.
13:13:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:33 INFO  : Context for 'APU' is selected.
13:13:34 INFO  : 'ps7_init' command is executed.
13:13:34 INFO  : 'ps7_post_config' command is executed.
13:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:35 INFO  : Memory regions updated for context APU
13:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:35 INFO  : 'con' command is executed.
13:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:13:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:14:13 INFO  : Disconnected from the channel tcfchan#1.
13:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:14:15 INFO  : 'jtag frequency' command is executed.
13:14:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:15 INFO  : Context for 'APU' is selected.
13:14:15 INFO  : System reset is completed.
13:14:18 INFO  : 'after 3000' command is executed.
13:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:14:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:14:20 INFO  : Context for 'APU' is selected.
13:14:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:24 INFO  : Context for 'APU' is selected.
13:14:25 INFO  : 'ps7_init' command is executed.
13:14:25 INFO  : 'ps7_post_config' command is executed.
13:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:25 INFO  : Memory regions updated for context APU
13:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:26 INFO  : 'con' command is executed.
13:14:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:14:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:15:47 INFO  : Disconnected from the channel tcfchan#2.
13:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:49 INFO  : 'jtag frequency' command is executed.
13:15:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:49 INFO  : Context for 'APU' is selected.
13:15:49 INFO  : System reset is completed.
13:15:52 INFO  : 'after 3000' command is executed.
13:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:15:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:15:55 INFO  : Context for 'APU' is selected.
13:15:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:55 INFO  : Context for 'APU' is selected.
13:15:55 INFO  : 'ps7_init' command is executed.
13:15:55 INFO  : 'ps7_post_config' command is executed.
13:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:56 INFO  : Memory regions updated for context APU
13:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:56 INFO  : 'con' command is executed.
13:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:15:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:17:59 INFO  : Disconnected from the channel tcfchan#3.
13:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:01 INFO  : 'jtag frequency' command is executed.
13:18:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:01 INFO  : Context for 'APU' is selected.
13:18:01 INFO  : System reset is completed.
13:18:04 INFO  : 'after 3000' command is executed.
13:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:18:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:18:06 INFO  : Context for 'APU' is selected.
13:18:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:07 INFO  : Context for 'APU' is selected.
13:18:07 INFO  : 'ps7_init' command is executed.
13:18:07 INFO  : 'ps7_post_config' command is executed.
13:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:08 INFO  : Memory regions updated for context APU
13:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:08 INFO  : 'con' command is executed.
13:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:18:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:19:06 INFO  : Disconnected from the channel tcfchan#4.
13:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:07 INFO  : 'jtag frequency' command is executed.
13:19:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:07 INFO  : Context for 'APU' is selected.
13:19:07 INFO  : System reset is completed.
13:19:10 INFO  : 'after 3000' command is executed.
13:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:19:13 INFO  : Context for 'APU' is selected.
13:19:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:13 INFO  : Context for 'APU' is selected.
13:19:14 INFO  : 'ps7_init' command is executed.
13:19:14 INFO  : 'ps7_post_config' command is executed.
13:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:15 INFO  : Memory regions updated for context APU
13:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:15 INFO  : 'con' command is executed.
13:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:19:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:20:15 INFO  : Disconnected from the channel tcfchan#5.
13:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:17 INFO  : 'jtag frequency' command is executed.
13:20:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:17 INFO  : Context for 'APU' is selected.
13:20:17 INFO  : System reset is completed.
13:20:20 INFO  : 'after 3000' command is executed.
13:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:20:23 INFO  : Context for 'APU' is selected.
13:20:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:23 INFO  : Context for 'APU' is selected.
13:20:24 INFO  : 'ps7_init' command is executed.
13:20:24 INFO  : 'ps7_post_config' command is executed.
13:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:24 INFO  : Memory regions updated for context APU
13:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:24 INFO  : 'con' command is executed.
13:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:24:28 INFO  : Disconnected from the channel tcfchan#6.
13:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:29 INFO  : 'jtag frequency' command is executed.
13:24:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:29 INFO  : Context for 'APU' is selected.
13:24:29 INFO  : System reset is completed.
13:24:32 INFO  : 'after 3000' command is executed.
13:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:24:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:35 INFO  : Context for 'APU' is selected.
13:24:35 INFO  : 'ps7_init' command is executed.
13:24:35 INFO  : 'ps7_post_config' command is executed.
13:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:36 INFO  : Memory regions updated for context APU
13:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:36 INFO  : 'con' command is executed.
13:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:24:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:26:14 INFO  : Disconnected from the channel tcfchan#7.
13:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:16 INFO  : 'jtag frequency' command is executed.
13:26:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:16 INFO  : Context for 'APU' is selected.
13:26:16 INFO  : System reset is completed.
13:26:19 INFO  : 'after 3000' command is executed.
13:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:26:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:26:22 INFO  : Context for 'APU' is selected.
13:26:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:22 INFO  : Context for 'APU' is selected.
13:26:23 INFO  : 'ps7_init' command is executed.
13:26:23 INFO  : 'ps7_post_config' command is executed.
13:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:23 INFO  : Memory regions updated for context APU
13:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:23 INFO  : 'con' command is executed.
13:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:26:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:29:57 INFO  : Disconnected from the channel tcfchan#8.
13:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:58 INFO  : 'jtag frequency' command is executed.
13:29:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:58 INFO  : Context for 'APU' is selected.
13:29:58 INFO  : System reset is completed.
13:30:01 INFO  : 'after 3000' command is executed.
13:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:30:04 INFO  : Context for 'APU' is selected.
13:30:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:04 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : 'ps7_init' command is executed.
13:30:05 INFO  : 'ps7_post_config' command is executed.
13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:05 INFO  : Memory regions updated for context APU
13:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:06 INFO  : 'con' command is executed.
13:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:51:16 INFO  : Disconnected from the channel tcfchan#9.
13:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:51:17 INFO  : 'jtag frequency' command is executed.
13:51:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:17 INFO  : Context for 'APU' is selected.
13:51:17 INFO  : System reset is completed.
13:51:20 INFO  : 'after 3000' command is executed.
13:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:51:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:51:23 INFO  : Context for 'APU' is selected.
13:51:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:23 INFO  : Context for 'APU' is selected.
13:51:24 INFO  : 'ps7_init' command is executed.
13:51:24 INFO  : 'ps7_post_config' command is executed.
13:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:24 INFO  : Memory regions updated for context APU
13:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:25 INFO  : 'con' command is executed.
13:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:51:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
13:56:46 INFO  : Disconnected from the channel tcfchan#10.
13:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:47 INFO  : 'jtag frequency' command is executed.
13:56:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:47 INFO  : Context for 'APU' is selected.
13:56:47 INFO  : System reset is completed.
13:56:50 INFO  : 'after 3000' command is executed.
13:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:56:53 INFO  : Context for 'APU' is selected.
13:56:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:53 INFO  : Context for 'APU' is selected.
13:56:54 INFO  : 'ps7_init' command is executed.
13:56:54 INFO  : 'ps7_post_config' command is executed.
13:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:54 INFO  : Memory regions updated for context APU
13:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:55 INFO  : 'con' command is executed.
13:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:08:05 INFO  : Disconnected from the channel tcfchan#11.
14:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:07 INFO  : 'jtag frequency' command is executed.
14:08:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:07 INFO  : Context for 'APU' is selected.
14:08:07 INFO  : System reset is completed.
14:08:10 INFO  : 'after 3000' command is executed.
14:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:08:12 INFO  : Context for 'APU' is selected.
14:08:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:12 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : 'ps7_init' command is executed.
14:08:13 INFO  : 'ps7_post_config' command is executed.
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:14 INFO  : Memory regions updated for context APU
14:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:14 INFO  : 'con' command is executed.
14:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:08:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:12:21 INFO  : Disconnected from the channel tcfchan#12.
14:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:22 INFO  : 'jtag frequency' command is executed.
14:12:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:22 INFO  : Context for 'APU' is selected.
14:12:22 INFO  : System reset is completed.
14:12:25 INFO  : 'after 3000' command is executed.
14:12:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:12:28 INFO  : Context for 'APU' is selected.
14:12:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:28 INFO  : Context for 'APU' is selected.
14:12:29 INFO  : 'ps7_init' command is executed.
14:12:29 INFO  : 'ps7_post_config' command is executed.
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:29 INFO  : Memory regions updated for context APU
14:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:29 INFO  : 'con' command is executed.
14:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:13:24 INFO  : Disconnected from the channel tcfchan#13.
14:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:26 INFO  : 'jtag frequency' command is executed.
14:13:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:26 INFO  : Context for 'APU' is selected.
14:13:26 INFO  : System reset is completed.
14:13:29 INFO  : 'after 3000' command is executed.
14:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:13:32 INFO  : Context for 'APU' is selected.
14:13:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:32 INFO  : Context for 'APU' is selected.
14:13:32 INFO  : 'ps7_init' command is executed.
14:13:32 INFO  : 'ps7_post_config' command is executed.
14:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:33 INFO  : Memory regions updated for context APU
14:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:33 INFO  : 'con' command is executed.
14:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:14:08 INFO  : Disconnected from the channel tcfchan#14.
14:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:09 INFO  : 'jtag frequency' command is executed.
14:14:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:09 INFO  : Context for 'APU' is selected.
14:14:09 INFO  : System reset is completed.
14:14:12 INFO  : 'after 3000' command is executed.
14:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:14:15 INFO  : Context for 'APU' is selected.
14:14:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:15 INFO  : Context for 'APU' is selected.
14:14:16 INFO  : 'ps7_init' command is executed.
14:14:16 INFO  : 'ps7_post_config' command is executed.
14:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:16 INFO  : Memory regions updated for context APU
14:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:16 INFO  : 'con' command is executed.
14:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:15:58 INFO  : Disconnected from the channel tcfchan#15.
14:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:59 INFO  : 'jtag frequency' command is executed.
14:15:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:59 INFO  : Context for 'APU' is selected.
14:15:59 INFO  : System reset is completed.
14:16:02 INFO  : 'after 3000' command is executed.
14:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:16:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:16:05 INFO  : Context for 'APU' is selected.
14:16:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:05 INFO  : Context for 'APU' is selected.
14:16:06 INFO  : 'ps7_init' command is executed.
14:16:06 INFO  : 'ps7_post_config' command is executed.
14:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:06 INFO  : Memory regions updated for context APU
14:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:06 INFO  : 'con' command is executed.
14:16:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:16:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:18:58 INFO  : Disconnected from the channel tcfchan#16.
14:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:00 INFO  : 'jtag frequency' command is executed.
14:19:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:00 INFO  : Context for 'APU' is selected.
14:19:00 INFO  : System reset is completed.
14:19:03 INFO  : 'after 3000' command is executed.
14:19:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:19:05 INFO  : Context for 'APU' is selected.
14:19:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:05 INFO  : Context for 'APU' is selected.
14:19:06 INFO  : 'ps7_init' command is executed.
14:19:06 INFO  : 'ps7_post_config' command is executed.
14:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:07 INFO  : Memory regions updated for context APU
14:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:07 INFO  : 'con' command is executed.
14:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:22:53 INFO  : Disconnected from the channel tcfchan#17.
14:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:54 INFO  : 'jtag frequency' command is executed.
14:22:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:54 INFO  : Context for 'APU' is selected.
14:22:54 INFO  : System reset is completed.
14:22:57 INFO  : 'after 3000' command is executed.
14:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:23:00 INFO  : Context for 'APU' is selected.
14:23:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:00 INFO  : Context for 'APU' is selected.
14:23:01 INFO  : 'ps7_init' command is executed.
14:23:01 INFO  : 'ps7_post_config' command is executed.
14:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:01 INFO  : Memory regions updated for context APU
14:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:01 INFO  : 'con' command is executed.
14:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:27:45 INFO  : Disconnected from the channel tcfchan#18.
14:27:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:47 INFO  : 'jtag frequency' command is executed.
14:27:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:47 INFO  : Context for 'APU' is selected.
14:27:47 INFO  : System reset is completed.
14:27:50 INFO  : 'after 3000' command is executed.
14:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:27:52 INFO  : Context for 'APU' is selected.
14:27:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:52 INFO  : Context for 'APU' is selected.
14:27:53 INFO  : 'ps7_init' command is executed.
14:27:53 INFO  : 'ps7_post_config' command is executed.
14:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:54 INFO  : Memory regions updated for context APU
14:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:54 INFO  : 'con' command is executed.
14:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:27:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
14:40:31 INFO  : Disconnected from the channel tcfchan#19.
14:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:32 INFO  : 'jtag frequency' command is executed.
14:40:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:33 INFO  : Context for 'APU' is selected.
14:40:33 INFO  : System reset is completed.
14:40:36 INFO  : 'after 3000' command is executed.
14:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:40:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:40:38 INFO  : Context for 'APU' is selected.
14:40:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:38 INFO  : Context for 'APU' is selected.
14:40:39 INFO  : 'ps7_init' command is executed.
14:40:39 INFO  : 'ps7_post_config' command is executed.
14:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3D/Debug/Lidar3D.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:40 INFO  : Memory regions updated for context APU
14:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:40 INFO  : 'con' command is executed.
14:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:40:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3d.elf_on_local.tcl'
16:57:55 INFO  : Disconnected from the channel tcfchan#20.
16:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:57:56 INFO  : 'fpga -state' command is executed.
16:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:59 INFO  : 'jtag frequency' command is executed.
16:57:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:59 INFO  : Context for 'APU' is selected.
16:57:59 INFO  : 'stop' command is executed.
16:58:00 INFO  : 'ps7_init' command is executed.
16:58:00 INFO  : 'ps7_post_config' command is executed.
16:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:00 INFO  : Memory regions updated for context APU
16:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:00 INFO  : 'con' command is executed.
16:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:58:42 INFO  : Disconnected from the channel tcfchan#21.
16:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:44 INFO  : 'jtag frequency' command is executed.
16:58:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:44 INFO  : Context for 'APU' is selected.
16:58:44 INFO  : System reset is completed.
16:58:47 INFO  : 'after 3000' command is executed.
16:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:58:50 INFO  : Context for 'APU' is selected.
16:58:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:50 INFO  : Context for 'APU' is selected.
16:58:51 INFO  : 'ps7_init' command is executed.
16:58:51 INFO  : 'ps7_post_config' command is executed.
16:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:52 INFO  : Memory regions updated for context APU
16:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:52 INFO  : 'con' command is executed.
16:58:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:01:43 INFO  : Disconnected from the channel tcfchan#22.
17:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:44 INFO  : 'jtag frequency' command is executed.
17:01:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:44 INFO  : Context for 'APU' is selected.
17:01:44 INFO  : System reset is completed.
17:01:47 INFO  : 'after 3000' command is executed.
17:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:01:50 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:50 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : 'ps7_init' command is executed.
17:01:51 INFO  : 'ps7_post_config' command is executed.
17:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:52 INFO  : Memory regions updated for context APU
17:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:52 INFO  : 'con' command is executed.
17:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:02:43 INFO  : Disconnected from the channel tcfchan#23.
17:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:44 INFO  : 'jtag frequency' command is executed.
17:02:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : System reset is completed.
17:02:48 INFO  : 'after 3000' command is executed.
17:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:02:51 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:51 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : 'ps7_init' command is executed.
17:02:52 INFO  : 'ps7_post_config' command is executed.
17:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:52 INFO  : Memory regions updated for context APU
17:02:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:52 INFO  : 'con' command is executed.
17:02:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:04:04 INFO  : Disconnected from the channel tcfchan#24.
17:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:06 INFO  : 'jtag frequency' command is executed.
17:04:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:06 INFO  : Context for 'APU' is selected.
17:04:06 INFO  : System reset is completed.
17:04:09 INFO  : 'after 3000' command is executed.
17:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:04:12 INFO  : Context for 'APU' is selected.
17:04:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:12 INFO  : Context for 'APU' is selected.
17:04:12 INFO  : 'ps7_init' command is executed.
17:04:12 INFO  : 'ps7_post_config' command is executed.
17:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:13 INFO  : Memory regions updated for context APU
17:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:14 INFO  : 'con' command is executed.
17:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:04:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:04:48 INFO  : Disconnected from the channel tcfchan#25.
17:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:49 INFO  : 'jtag frequency' command is executed.
17:04:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:49 INFO  : Context for 'APU' is selected.
17:04:49 INFO  : System reset is completed.
17:04:52 INFO  : 'after 3000' command is executed.
17:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:04:55 INFO  : Context for 'APU' is selected.
17:04:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:55 INFO  : Context for 'APU' is selected.
17:04:56 INFO  : 'ps7_init' command is executed.
17:04:56 INFO  : 'ps7_post_config' command is executed.
17:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:57 INFO  : Memory regions updated for context APU
17:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:57 INFO  : 'con' command is executed.
17:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:04:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:05:48 INFO  : Disconnected from the channel tcfchan#26.
17:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:49 INFO  : 'jtag frequency' command is executed.
17:05:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:49 INFO  : Context for 'APU' is selected.
17:05:50 INFO  : System reset is completed.
17:05:53 INFO  : 'after 3000' command is executed.
17:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:05:56 INFO  : Context for 'APU' is selected.
17:05:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:56 INFO  : Context for 'APU' is selected.
17:05:56 INFO  : 'ps7_init' command is executed.
17:05:57 INFO  : 'ps7_post_config' command is executed.
17:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:57 INFO  : Memory regions updated for context APU
17:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:58 INFO  : 'con' command is executed.
17:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:07:40 INFO  : Disconnected from the channel tcfchan#27.
17:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:42 INFO  : 'jtag frequency' command is executed.
17:07:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:42 INFO  : Context for 'APU' is selected.
17:07:42 INFO  : System reset is completed.
17:07:45 INFO  : 'after 3000' command is executed.
17:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:48 INFO  : Context for 'APU' is selected.
17:07:49 INFO  : 'ps7_init' command is executed.
17:07:49 INFO  : 'ps7_post_config' command is executed.
17:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:50 INFO  : Memory regions updated for context APU
17:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:50 INFO  : 'con' command is executed.
17:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:08:44 INFO  : Disconnected from the channel tcfchan#28.
17:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:45 INFO  : 'jtag frequency' command is executed.
17:08:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:45 INFO  : Context for 'APU' is selected.
17:08:46 INFO  : System reset is completed.
17:08:49 INFO  : 'after 3000' command is executed.
17:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:08:52 INFO  : Context for 'APU' is selected.
17:08:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:52 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : 'ps7_init' command is executed.
17:08:53 INFO  : 'ps7_post_config' command is executed.
17:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:54 INFO  : Memory regions updated for context APU
17:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:54 INFO  : 'con' command is executed.
17:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:08:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:09:28 INFO  : Disconnected from the channel tcfchan#29.
17:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:30 INFO  : 'jtag frequency' command is executed.
17:09:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:30 INFO  : Context for 'APU' is selected.
17:09:30 INFO  : System reset is completed.
17:09:33 INFO  : 'after 3000' command is executed.
17:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:09:36 INFO  : Context for 'APU' is selected.
17:09:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:36 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : 'ps7_init' command is executed.
17:09:37 INFO  : 'ps7_post_config' command is executed.
17:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:38 INFO  : Memory regions updated for context APU
17:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:38 INFO  : 'con' command is executed.
17:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:10:36 INFO  : Disconnected from the channel tcfchan#30.
17:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:38 INFO  : 'jtag frequency' command is executed.
17:10:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:38 INFO  : Context for 'APU' is selected.
17:10:38 INFO  : System reset is completed.
17:10:41 INFO  : 'after 3000' command is executed.
17:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:10:44 INFO  : Context for 'APU' is selected.
17:10:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:44 INFO  : Context for 'APU' is selected.
17:10:45 INFO  : 'ps7_init' command is executed.
17:10:45 INFO  : 'ps7_post_config' command is executed.
17:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:46 INFO  : Memory regions updated for context APU
17:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:46 INFO  : 'con' command is executed.
17:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:12:47 INFO  : Disconnected from the channel tcfchan#31.
17:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:49 INFO  : System reset is completed.
17:12:52 INFO  : 'after 3000' command is executed.
17:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:12:55 INFO  : Context for 'APU' is selected.
17:12:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:55 INFO  : Context for 'APU' is selected.
17:12:56 INFO  : 'ps7_init' command is executed.
17:12:56 INFO  : 'ps7_post_config' command is executed.
17:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:57 INFO  : Memory regions updated for context APU
17:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:57 INFO  : 'con' command is executed.
17:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:13:39 INFO  : Disconnected from the channel tcfchan#32.
17:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:41 INFO  : 'jtag frequency' command is executed.
17:13:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:41 INFO  : Context for 'APU' is selected.
17:13:41 INFO  : System reset is completed.
17:13:44 INFO  : 'after 3000' command is executed.
17:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:13:47 INFO  : Context for 'APU' is selected.
17:13:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:47 INFO  : Context for 'APU' is selected.
17:13:47 INFO  : 'ps7_init' command is executed.
17:13:47 INFO  : 'ps7_post_config' command is executed.
17:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:48 INFO  : Memory regions updated for context APU
17:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:49 INFO  : 'con' command is executed.
17:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:46 INFO  : 'fpga -state' command is executed.
17:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:46 INFO  : 'jtag frequency' command is executed.
17:14:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:46 INFO  : Context for 'APU' is selected.
17:14:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:46 INFO  : Context for 'APU' is selected.
17:14:46 INFO  : 'stop' command is executed.
17:14:47 ERROR : Memory write error at 0xF8000104. AP transaction timeout
17:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

17:17:21 INFO  : Disconnected from the channel tcfchan#33.
17:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:23 INFO  : 'jtag frequency' command is executed.
17:17:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:23 INFO  : Context for 'APU' is selected.
17:17:23 INFO  : System reset is completed.
17:17:26 INFO  : 'after 3000' command is executed.
17:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:17:29 INFO  : Context for 'APU' is selected.
17:17:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:29 INFO  : Context for 'APU' is selected.
17:17:30 INFO  : 'ps7_init' command is executed.
17:17:30 INFO  : 'ps7_post_config' command is executed.
17:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:31 INFO  : Memory regions updated for context APU
17:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:31 INFO  : 'con' command is executed.
17:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:23:37 INFO  : Disconnected from the channel tcfchan#34.
17:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:38 INFO  : 'jtag frequency' command is executed.
17:23:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:38 INFO  : Context for 'APU' is selected.
17:23:39 INFO  : System reset is completed.
17:23:42 INFO  : 'after 3000' command is executed.
17:23:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:23:45 INFO  : Context for 'APU' is selected.
17:23:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:45 INFO  : Context for 'APU' is selected.
17:23:45 INFO  : 'ps7_init' command is executed.
17:23:45 INFO  : 'ps7_post_config' command is executed.
17:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:46 INFO  : Memory regions updated for context APU
17:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:47 INFO  : 'con' command is executed.
17:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:23:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:25:07 INFO  : Disconnected from the channel tcfchan#35.
17:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:08 INFO  : 'jtag frequency' command is executed.
17:25:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:08 INFO  : Context for 'APU' is selected.
17:25:08 INFO  : System reset is completed.
17:25:11 INFO  : 'after 3000' command is executed.
17:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:25:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:25:14 INFO  : Context for 'APU' is selected.
17:25:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:14 INFO  : Context for 'APU' is selected.
17:25:15 INFO  : 'ps7_init' command is executed.
17:25:15 INFO  : 'ps7_post_config' command is executed.
17:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:16 INFO  : Memory regions updated for context APU
17:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:16 INFO  : 'con' command is executed.
17:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:25:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:12:55 INFO  : Disconnected from the channel tcfchan#36.
18:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:56 INFO  : 'jtag frequency' command is executed.
18:12:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:56 INFO  : Context for 'APU' is selected.
18:12:57 INFO  : System reset is completed.
18:13:00 INFO  : 'after 3000' command is executed.
18:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:13:03 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:03 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : 'ps7_init' command is executed.
18:13:03 INFO  : 'ps7_post_config' command is executed.
18:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:04 INFO  : Memory regions updated for context APU
18:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:04 INFO  : 'con' command is executed.
18:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:13:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:15:15 INFO  : Disconnected from the channel tcfchan#37.
18:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:16 INFO  : 'jtag frequency' command is executed.
18:15:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:16 INFO  : Context for 'APU' is selected.
18:15:16 INFO  : System reset is completed.
18:15:19 INFO  : 'after 3000' command is executed.
18:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:15:22 INFO  : Context for 'APU' is selected.
18:15:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:22 INFO  : Context for 'APU' is selected.
18:15:24 INFO  : 'ps7_init' command is executed.
18:15:24 INFO  : 'ps7_post_config' command is executed.
18:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:25 INFO  : Memory regions updated for context APU
18:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:25 INFO  : 'con' command is executed.
18:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:15:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:15:55 INFO  : Disconnected from the channel tcfchan#38.
18:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:56 INFO  : 'jtag frequency' command is executed.
18:15:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:56 INFO  : Context for 'APU' is selected.
18:15:57 INFO  : System reset is completed.
18:16:00 INFO  : 'after 3000' command is executed.
18:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:16:02 INFO  : Context for 'APU' is selected.
18:16:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:16:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:02 INFO  : Context for 'APU' is selected.
18:16:03 INFO  : 'ps7_init' command is executed.
18:16:03 INFO  : 'ps7_post_config' command is executed.
18:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:04 INFO  : Memory regions updated for context APU
18:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : 'con' command is executed.
18:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:16:45 INFO  : Disconnected from the channel tcfchan#39.
18:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:47 INFO  : 'jtag frequency' command is executed.
18:16:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:47 INFO  : Context for 'APU' is selected.
18:16:47 INFO  : System reset is completed.
18:16:50 INFO  : 'after 3000' command is executed.
18:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:16:53 INFO  : Context for 'APU' is selected.
18:16:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:53 INFO  : Context for 'APU' is selected.
18:16:54 INFO  : 'ps7_init' command is executed.
18:16:54 INFO  : 'ps7_post_config' command is executed.
18:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:55 INFO  : Memory regions updated for context APU
18:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:55 INFO  : 'con' command is executed.
18:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:17:59 INFO  : Disconnected from the channel tcfchan#40.
18:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:00 INFO  : 'jtag frequency' command is executed.
18:18:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:00 INFO  : Context for 'APU' is selected.
18:18:01 INFO  : System reset is completed.
18:18:04 INFO  : 'after 3000' command is executed.
18:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:18:06 INFO  : Context for 'APU' is selected.
18:18:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:07 INFO  : Context for 'APU' is selected.
18:18:07 INFO  : 'ps7_init' command is executed.
18:18:07 INFO  : 'ps7_post_config' command is executed.
18:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:08 INFO  : Memory regions updated for context APU
18:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:08 INFO  : 'con' command is executed.
18:18:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:18:24 INFO  : Disconnected from the channel tcfchan#41.
18:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:25 INFO  : 'jtag frequency' command is executed.
18:18:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:25 INFO  : Context for 'APU' is selected.
18:18:25 INFO  : System reset is completed.
18:18:28 INFO  : 'after 3000' command is executed.
18:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:18:31 INFO  : Context for 'APU' is selected.
18:18:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:31 INFO  : Context for 'APU' is selected.
18:18:32 INFO  : 'ps7_init' command is executed.
18:18:32 INFO  : 'ps7_post_config' command is executed.
18:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:33 INFO  : Memory regions updated for context APU
18:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:33 INFO  : 'con' command is executed.
18:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:20:41 INFO  : Disconnected from the channel tcfchan#42.
18:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:43 INFO  : 'jtag frequency' command is executed.
18:20:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:43 INFO  : Context for 'APU' is selected.
18:20:43 INFO  : System reset is completed.
18:20:46 INFO  : 'after 3000' command is executed.
18:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:20:49 INFO  : Context for 'APU' is selected.
18:20:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:49 INFO  : Context for 'APU' is selected.
18:20:50 INFO  : 'ps7_init' command is executed.
18:20:50 INFO  : 'ps7_post_config' command is executed.
18:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:51 INFO  : Memory regions updated for context APU
18:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:51 INFO  : 'con' command is executed.
18:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:42:01 INFO  : Disconnected from the channel tcfchan#43.
18:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:42:02 INFO  : 'jtag frequency' command is executed.
18:42:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:02 INFO  : Context for 'APU' is selected.
18:42:02 INFO  : System reset is completed.
18:42:05 INFO  : 'after 3000' command is executed.
18:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:42:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:42:08 INFO  : Context for 'APU' is selected.
18:42:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:42:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:08 INFO  : Context for 'APU' is selected.
18:42:09 INFO  : 'ps7_init' command is executed.
18:42:09 INFO  : 'ps7_post_config' command is executed.
18:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:09 INFO  : Memory regions updated for context APU
18:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:09 INFO  : 'con' command is executed.
18:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:42:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:43:08 INFO  : Disconnected from the channel tcfchan#44.
18:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:10 INFO  : 'jtag frequency' command is executed.
18:43:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:10 INFO  : Context for 'APU' is selected.
18:43:10 INFO  : System reset is completed.
18:43:13 INFO  : 'after 3000' command is executed.
18:43:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:43:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:43:16 INFO  : Context for 'APU' is selected.
18:43:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:16 INFO  : Context for 'APU' is selected.
18:43:17 INFO  : 'ps7_init' command is executed.
18:43:17 INFO  : 'ps7_post_config' command is executed.
18:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:18 INFO  : Memory regions updated for context APU
18:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:18 INFO  : 'con' command is executed.
18:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:43:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:43:59 INFO  : Disconnected from the channel tcfchan#45.
18:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:01 INFO  : 'jtag frequency' command is executed.
18:44:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:01 INFO  : Context for 'APU' is selected.
18:44:01 INFO  : System reset is completed.
18:44:04 INFO  : 'after 3000' command is executed.
18:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:44:07 INFO  : Context for 'APU' is selected.
18:44:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:07 INFO  : Context for 'APU' is selected.
18:44:08 INFO  : 'ps7_init' command is executed.
18:44:08 INFO  : 'ps7_post_config' command is executed.
18:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:09 INFO  : Memory regions updated for context APU
18:44:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:09 INFO  : 'con' command is executed.
18:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:44:43 INFO  : Disconnected from the channel tcfchan#46.
18:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:45 INFO  : 'jtag frequency' command is executed.
18:44:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:45 INFO  : Context for 'APU' is selected.
18:44:45 INFO  : System reset is completed.
18:44:48 INFO  : 'after 3000' command is executed.
18:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:44:51 INFO  : Context for 'APU' is selected.
18:44:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:51 INFO  : Context for 'APU' is selected.
18:44:52 INFO  : 'ps7_init' command is executed.
18:44:52 INFO  : 'ps7_post_config' command is executed.
18:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:53 INFO  : Memory regions updated for context APU
18:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:53 INFO  : 'con' command is executed.
18:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:50:02 INFO  : Disconnected from the channel tcfchan#47.
18:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:04 INFO  : 'jtag frequency' command is executed.
18:50:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:04 INFO  : Context for 'APU' is selected.
18:50:04 INFO  : System reset is completed.
18:50:07 INFO  : 'after 3000' command is executed.
18:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:50:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:50:10 INFO  : Context for 'APU' is selected.
18:50:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:10 INFO  : Context for 'APU' is selected.
18:50:11 INFO  : 'ps7_init' command is executed.
18:50:11 INFO  : 'ps7_post_config' command is executed.
18:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:12 INFO  : Memory regions updated for context APU
18:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:12 INFO  : 'con' command is executed.
18:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:50:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:50:57 INFO  : Disconnected from the channel tcfchan#48.
18:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:50:58 INFO  : 'jtag frequency' command is executed.
18:50:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:59 INFO  : Context for 'APU' is selected.
18:50:59 INFO  : System reset is completed.
18:51:02 INFO  : 'after 3000' command is executed.
18:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:51:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:51:04 INFO  : Context for 'APU' is selected.
18:51:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:05 INFO  : Context for 'APU' is selected.
18:51:06 INFO  : 'ps7_init' command is executed.
18:51:06 INFO  : 'ps7_post_config' command is executed.
18:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:07 INFO  : Memory regions updated for context APU
18:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:07 INFO  : 'con' command is executed.
18:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:51:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:51:23 INFO  : Disconnected from the channel tcfchan#49.
18:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:25 INFO  : 'jtag frequency' command is executed.
18:51:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:25 INFO  : Context for 'APU' is selected.
18:51:25 INFO  : System reset is completed.
18:51:28 INFO  : 'after 3000' command is executed.
18:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:51:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:51:31 INFO  : Context for 'APU' is selected.
18:51:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:31 INFO  : Context for 'APU' is selected.
18:51:32 INFO  : 'ps7_init' command is executed.
18:51:32 INFO  : 'ps7_post_config' command is executed.
18:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:33 INFO  : Memory regions updated for context APU
18:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:33 INFO  : 'con' command is executed.
18:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:51:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:51:57 INFO  : Disconnected from the channel tcfchan#50.
18:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:59 INFO  : 'jtag frequency' command is executed.
18:51:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:59 INFO  : Context for 'APU' is selected.
18:51:59 INFO  : System reset is completed.
18:52:02 INFO  : 'after 3000' command is executed.
18:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:52:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:52:05 INFO  : Context for 'APU' is selected.
18:52:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:05 INFO  : Context for 'APU' is selected.
18:52:06 INFO  : 'ps7_init' command is executed.
18:52:06 INFO  : 'ps7_post_config' command is executed.
18:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:07 INFO  : Memory regions updated for context APU
18:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:07 INFO  : 'con' command is executed.
18:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:52:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:52:28 INFO  : Disconnected from the channel tcfchan#51.
18:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:30 INFO  : 'jtag frequency' command is executed.
18:52:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:30 INFO  : Context for 'APU' is selected.
18:52:30 INFO  : System reset is completed.
18:52:33 INFO  : 'after 3000' command is executed.
18:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:52:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:52:36 INFO  : Context for 'APU' is selected.
18:52:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:36 INFO  : Context for 'APU' is selected.
18:52:37 INFO  : 'ps7_init' command is executed.
18:52:37 INFO  : 'ps7_post_config' command is executed.
18:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:38 INFO  : Memory regions updated for context APU
18:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:38 INFO  : 'con' command is executed.
18:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:52:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:53:15 INFO  : Disconnected from the channel tcfchan#52.
18:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:17 INFO  : 'jtag frequency' command is executed.
18:53:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:17 INFO  : Context for 'APU' is selected.
18:53:17 INFO  : System reset is completed.
18:53:20 INFO  : 'after 3000' command is executed.
18:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:53:23 INFO  : Context for 'APU' is selected.
18:53:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:23 INFO  : Context for 'APU' is selected.
18:53:24 INFO  : 'ps7_init' command is executed.
18:53:24 INFO  : 'ps7_post_config' command is executed.
18:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:24 INFO  : Memory regions updated for context APU
18:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:25 INFO  : 'con' command is executed.
18:53:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:55:29 INFO  : Disconnected from the channel tcfchan#53.
18:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:31 INFO  : 'jtag frequency' command is executed.
18:55:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:31 INFO  : Context for 'APU' is selected.
18:55:31 INFO  : System reset is completed.
18:55:34 INFO  : 'after 3000' command is executed.
18:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:55:37 INFO  : Context for 'APU' is selected.
18:55:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:55:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:37 INFO  : Context for 'APU' is selected.
18:55:38 INFO  : 'ps7_init' command is executed.
18:55:38 INFO  : 'ps7_post_config' command is executed.
18:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:38 INFO  : Memory regions updated for context APU
18:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:39 INFO  : 'con' command is executed.
18:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:55:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:01:47 INFO  : Disconnected from the channel tcfchan#54.
19:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:48 INFO  : 'jtag frequency' command is executed.
19:01:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:48 INFO  : Context for 'APU' is selected.
19:01:48 INFO  : System reset is completed.
19:01:51 INFO  : 'after 3000' command is executed.
19:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:01:54 INFO  : Context for 'APU' is selected.
19:01:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:54 INFO  : Context for 'APU' is selected.
19:01:56 INFO  : 'ps7_init' command is executed.
19:01:56 INFO  : 'ps7_post_config' command is executed.
19:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:56 INFO  : Memory regions updated for context APU
19:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:56 INFO  : 'con' command is executed.
19:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:01:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:02:31 INFO  : Disconnected from the channel tcfchan#55.
19:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:33 INFO  : 'jtag frequency' command is executed.
19:02:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:33 INFO  : Context for 'APU' is selected.
19:02:33 INFO  : System reset is completed.
19:02:36 INFO  : 'after 3000' command is executed.
19:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:02:39 INFO  : Context for 'APU' is selected.
19:02:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:39 INFO  : Context for 'APU' is selected.
19:02:40 INFO  : 'ps7_init' command is executed.
19:02:40 INFO  : 'ps7_post_config' command is executed.
19:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:41 INFO  : Memory regions updated for context APU
19:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:41 INFO  : 'con' command is executed.
19:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:03:25 INFO  : Disconnected from the channel tcfchan#56.
19:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:26 INFO  : 'jtag frequency' command is executed.
19:03:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:26 INFO  : Context for 'APU' is selected.
19:03:26 INFO  : System reset is completed.
19:03:29 INFO  : 'after 3000' command is executed.
19:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:03:32 INFO  : Context for 'APU' is selected.
19:03:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:32 INFO  : Context for 'APU' is selected.
19:03:33 INFO  : 'ps7_init' command is executed.
19:03:33 INFO  : 'ps7_post_config' command is executed.
19:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:33 INFO  : Memory regions updated for context APU
19:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:34 INFO  : 'con' command is executed.
19:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:05:09 INFO  : Disconnected from the channel tcfchan#57.
19:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:10 INFO  : 'jtag frequency' command is executed.
19:05:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:10 INFO  : Context for 'APU' is selected.
19:05:10 INFO  : System reset is completed.
19:05:13 INFO  : 'after 3000' command is executed.
19:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:05:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:05:16 INFO  : Context for 'APU' is selected.
19:05:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:05:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:16 INFO  : Context for 'APU' is selected.
19:05:17 INFO  : 'ps7_init' command is executed.
19:05:17 INFO  : 'ps7_post_config' command is executed.
19:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:17 INFO  : Memory regions updated for context APU
19:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:18 INFO  : 'con' command is executed.
19:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:05:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:06:32 INFO  : Disconnected from the channel tcfchan#58.
19:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:34 INFO  : 'jtag frequency' command is executed.
19:06:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:34 INFO  : Context for 'APU' is selected.
19:06:34 INFO  : System reset is completed.
19:06:37 INFO  : 'after 3000' command is executed.
19:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:06:40 INFO  : Context for 'APU' is selected.
19:06:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:40 INFO  : Context for 'APU' is selected.
19:06:41 INFO  : 'ps7_init' command is executed.
19:06:41 INFO  : 'ps7_post_config' command is executed.
19:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:42 INFO  : Memory regions updated for context APU
19:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:43 INFO  : 'con' command is executed.
19:06:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:08:57 INFO  : Disconnected from the channel tcfchan#59.
19:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:58 INFO  : 'jtag frequency' command is executed.
19:08:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:59 INFO  : Context for 'APU' is selected.
19:08:59 INFO  : System reset is completed.
19:09:02 INFO  : 'after 3000' command is executed.
19:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:05 INFO  : Context for 'APU' is selected.
19:09:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:05 INFO  : Context for 'APU' is selected.
19:09:06 INFO  : 'ps7_init' command is executed.
19:09:06 INFO  : 'ps7_post_config' command is executed.
19:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:07 INFO  : Memory regions updated for context APU
19:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:07 INFO  : 'con' command is executed.
19:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:09:39 INFO  : Disconnected from the channel tcfchan#60.
19:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:40 INFO  : 'jtag frequency' command is executed.
19:09:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:41 INFO  : Context for 'APU' is selected.
19:09:41 INFO  : System reset is completed.
19:09:44 INFO  : 'after 3000' command is executed.
19:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:09:46 INFO  : Context for 'APU' is selected.
19:09:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:46 INFO  : Context for 'APU' is selected.
19:09:47 INFO  : 'ps7_init' command is executed.
19:09:47 INFO  : 'ps7_post_config' command is executed.
19:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:48 INFO  : Memory regions updated for context APU
19:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:48 INFO  : 'con' command is executed.
19:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:11:10 INFO  : Disconnected from the channel tcfchan#61.
19:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:11 INFO  : 'jtag frequency' command is executed.
19:11:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:11 INFO  : Context for 'APU' is selected.
19:11:11 INFO  : System reset is completed.
19:11:14 INFO  : 'after 3000' command is executed.
19:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:11:17 INFO  : Context for 'APU' is selected.
19:11:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:17 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : 'ps7_init' command is executed.
19:11:18 INFO  : 'ps7_post_config' command is executed.
19:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:19 INFO  : Memory regions updated for context APU
19:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:19 INFO  : 'con' command is executed.
19:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:12:01 INFO  : Disconnected from the channel tcfchan#62.
19:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:03 INFO  : 'jtag frequency' command is executed.
19:12:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:03 INFO  : Context for 'APU' is selected.
19:12:03 INFO  : System reset is completed.
19:12:06 INFO  : 'after 3000' command is executed.
19:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:12:09 INFO  : Context for 'APU' is selected.
19:12:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:09 INFO  : Context for 'APU' is selected.
19:12:10 INFO  : 'ps7_init' command is executed.
19:12:10 INFO  : 'ps7_post_config' command is executed.
19:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:11 INFO  : Memory regions updated for context APU
19:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:11 INFO  : 'con' command is executed.
19:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:12:38 INFO  : Disconnected from the channel tcfchan#63.
19:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:12:39 INFO  : 'jtag frequency' command is executed.
19:12:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:12:39 INFO  : Context for 'APU' is selected.
19:12:39 INFO  : System reset is completed.
19:12:42 INFO  : 'after 3000' command is executed.
19:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:12:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:12:45 INFO  : Context for 'APU' is selected.
19:12:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:45 INFO  : Context for 'APU' is selected.
19:12:46 INFO  : 'ps7_init' command is executed.
19:12:46 INFO  : 'ps7_post_config' command is executed.
19:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:47 INFO  : Memory regions updated for context APU
19:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:47 INFO  : 'con' command is executed.
19:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:12:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:15:18 INFO  : Disconnected from the channel tcfchan#64.
19:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:19 INFO  : 'jtag frequency' command is executed.
19:15:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:19 INFO  : Context for 'APU' is selected.
19:15:19 INFO  : System reset is completed.
19:15:22 INFO  : 'after 3000' command is executed.
19:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:15:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:15:25 INFO  : Context for 'APU' is selected.
19:15:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:25 INFO  : Context for 'APU' is selected.
19:15:26 INFO  : 'ps7_init' command is executed.
19:15:26 INFO  : 'ps7_post_config' command is executed.
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:27 INFO  : Memory regions updated for context APU
19:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:27 INFO  : 'con' command is executed.
19:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:15:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:17:08 INFO  : Disconnected from the channel tcfchan#65.
19:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:09 INFO  : 'jtag frequency' command is executed.
19:17:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:09 INFO  : Context for 'APU' is selected.
19:17:09 INFO  : System reset is completed.
19:17:12 INFO  : 'after 3000' command is executed.
19:17:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:17:15 INFO  : Context for 'APU' is selected.
19:17:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:15 INFO  : Context for 'APU' is selected.
19:17:16 INFO  : 'ps7_init' command is executed.
19:17:16 INFO  : 'ps7_post_config' command is executed.
19:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:17 INFO  : Memory regions updated for context APU
19:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:17 INFO  : 'con' command is executed.
19:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:17:40 INFO  : Disconnected from the channel tcfchan#66.
19:17:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:41 INFO  : 'jtag frequency' command is executed.
19:17:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:41 INFO  : Context for 'APU' is selected.
19:17:42 INFO  : System reset is completed.
19:17:45 INFO  : 'after 3000' command is executed.
19:17:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:17:48 INFO  : Context for 'APU' is selected.
19:17:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:17:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:48 INFO  : Context for 'APU' is selected.
19:17:49 INFO  : 'ps7_init' command is executed.
19:17:49 INFO  : 'ps7_post_config' command is executed.
19:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:49 INFO  : Memory regions updated for context APU
19:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:50 INFO  : 'con' command is executed.
19:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:18:18 INFO  : Disconnected from the channel tcfchan#67.
19:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:20 INFO  : 'jtag frequency' command is executed.
19:18:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:20 INFO  : Context for 'APU' is selected.
19:18:20 INFO  : System reset is completed.
19:18:23 INFO  : 'after 3000' command is executed.
19:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:18:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:18:26 INFO  : Context for 'APU' is selected.
19:18:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:26 INFO  : Context for 'APU' is selected.
19:18:26 INFO  : 'ps7_init' command is executed.
19:18:26 INFO  : 'ps7_post_config' command is executed.
19:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:27 INFO  : Memory regions updated for context APU
19:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:28 INFO  : 'con' command is executed.
19:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:18:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:19:25 INFO  : Disconnected from the channel tcfchan#68.
19:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:27 INFO  : 'jtag frequency' command is executed.
19:19:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:27 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : System reset is completed.
19:19:30 INFO  : 'after 3000' command is executed.
19:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:19:33 INFO  : Context for 'APU' is selected.
19:19:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:19:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:33 INFO  : Context for 'APU' is selected.
19:19:34 INFO  : 'ps7_init' command is executed.
19:19:34 INFO  : 'ps7_post_config' command is executed.
19:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:35 INFO  : Memory regions updated for context APU
19:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:35 INFO  : 'con' command is executed.
19:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:22:12 INFO  : Disconnected from the channel tcfchan#69.
19:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:13 INFO  : 'jtag frequency' command is executed.
19:22:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:13 INFO  : Context for 'APU' is selected.
19:22:13 INFO  : System reset is completed.
19:22:16 INFO  : 'after 3000' command is executed.
19:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:22:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:22:19 INFO  : Context for 'APU' is selected.
19:22:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:19 INFO  : Context for 'APU' is selected.
19:22:20 INFO  : 'ps7_init' command is executed.
19:22:20 INFO  : 'ps7_post_config' command is executed.
19:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:21 INFO  : Memory regions updated for context APU
19:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:21 INFO  : 'con' command is executed.
19:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:22:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:23:12 INFO  : Disconnected from the channel tcfchan#70.
19:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:14 INFO  : 'jtag frequency' command is executed.
19:23:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:14 INFO  : Context for 'APU' is selected.
19:23:14 INFO  : System reset is completed.
19:23:17 INFO  : 'after 3000' command is executed.
19:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:23:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:23:20 INFO  : Context for 'APU' is selected.
19:23:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:20 INFO  : Context for 'APU' is selected.
19:23:21 INFO  : 'ps7_init' command is executed.
19:23:21 INFO  : 'ps7_post_config' command is executed.
19:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:22 INFO  : Memory regions updated for context APU
19:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:22 INFO  : 'con' command is executed.
19:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:23:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:24:04 INFO  : Disconnected from the channel tcfchan#71.
19:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:06 INFO  : 'jtag frequency' command is executed.
19:24:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:06 INFO  : Context for 'APU' is selected.
19:24:06 INFO  : System reset is completed.
19:24:09 INFO  : 'after 3000' command is executed.
19:24:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:24:12 INFO  : Context for 'APU' is selected.
19:24:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:13 INFO  : Context for 'APU' is selected.
19:24:13 INFO  : 'ps7_init' command is executed.
19:24:13 INFO  : 'ps7_post_config' command is executed.
19:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:14 INFO  : Memory regions updated for context APU
19:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:14 INFO  : 'con' command is executed.
19:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:40:51 INFO  : Disconnected from the channel tcfchan#72.
19:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:56 INFO  : 'jtag frequency' command is executed.
19:40:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:56 INFO  : Context for 'APU' is selected.
19:40:56 INFO  : System reset is completed.
19:40:59 INFO  : 'after 3000' command is executed.
19:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:41:02 INFO  : Context for 'APU' is selected.
19:41:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:02 INFO  : Context for 'APU' is selected.
19:41:04 INFO  : 'ps7_init' command is executed.
19:41:04 INFO  : 'ps7_post_config' command is executed.
19:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:41:04 INFO  : Memory regions updated for context APU
19:41:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:46:22 INFO  : Disconnected from the channel tcfchan#73.
19:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:24 INFO  : 'jtag frequency' command is executed.
19:46:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:24 INFO  : Context for 'APU' is selected.
19:46:24 INFO  : System reset is completed.
19:46:27 INFO  : 'after 3000' command is executed.
19:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:46:30 INFO  : Context for 'APU' is selected.
19:46:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:30 INFO  : Context for 'APU' is selected.
19:46:31 INFO  : 'ps7_init' command is executed.
19:46:31 INFO  : 'ps7_post_config' command is executed.
19:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:31 INFO  : Memory regions updated for context APU
19:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:31 INFO  : 'con' command is executed.
19:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:51:34 INFO  : Disconnected from the channel tcfchan#74.
19:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:51:35 INFO  : 'jtag frequency' command is executed.
19:51:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:35 INFO  : Context for 'APU' is selected.
19:51:35 INFO  : System reset is completed.
19:51:38 INFO  : 'after 3000' command is executed.
19:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:51:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:51:41 INFO  : Context for 'APU' is selected.
19:51:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:41 INFO  : Context for 'APU' is selected.
19:51:42 INFO  : 'ps7_init' command is executed.
19:51:42 INFO  : 'ps7_post_config' command is executed.
19:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:43 INFO  : Memory regions updated for context APU
19:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:43 INFO  : 'con' command is executed.
19:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:51:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:52:03 INFO  : Disconnected from the channel tcfchan#75.
19:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:04 INFO  : 'jtag frequency' command is executed.
19:52:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:04 INFO  : Context for 'APU' is selected.
19:52:05 INFO  : System reset is completed.
19:52:08 INFO  : 'after 3000' command is executed.
19:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:52:10 INFO  : Context for 'APU' is selected.
19:52:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:10 INFO  : Context for 'APU' is selected.
19:52:11 INFO  : 'ps7_init' command is executed.
19:52:11 INFO  : 'ps7_post_config' command is executed.
19:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:12 INFO  : Memory regions updated for context APU
19:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:12 INFO  : 'con' command is executed.
19:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:52:37 INFO  : Disconnected from the channel tcfchan#76.
19:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:39 INFO  : 'jtag frequency' command is executed.
19:52:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:39 INFO  : Context for 'APU' is selected.
19:52:39 INFO  : System reset is completed.
19:52:42 INFO  : 'after 3000' command is executed.
19:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:52:45 INFO  : Context for 'APU' is selected.
19:52:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:52:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:45 INFO  : Context for 'APU' is selected.
19:52:46 INFO  : 'ps7_init' command is executed.
19:52:46 INFO  : 'ps7_post_config' command is executed.
19:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:46 INFO  : Memory regions updated for context APU
19:52:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:47 INFO  : 'con' command is executed.
19:52:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:53:47 INFO  : Disconnected from the channel tcfchan#77.
19:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:48 INFO  : 'jtag frequency' command is executed.
19:53:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:48 INFO  : Context for 'APU' is selected.
19:53:48 INFO  : System reset is completed.
19:53:51 INFO  : 'after 3000' command is executed.
19:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:53:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:53:54 INFO  : Context for 'APU' is selected.
19:53:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:55 INFO  : Context for 'APU' is selected.
19:53:56 INFO  : 'ps7_init' command is executed.
19:53:56 INFO  : 'ps7_post_config' command is executed.
19:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:57 INFO  : Memory regions updated for context APU
19:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:57 INFO  : 'con' command is executed.
19:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:53:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:00:28 INFO  : Disconnected from the channel tcfchan#78.
14:37:17 INFO  : Registering command handlers for SDK TCF services
14:37:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
14:37:28 INFO  : XSCT server has started successfully.
14:37:46 INFO  : Successfully done setting XSCT server connection channel  
14:37:46 INFO  : Successfully done setting SDK workspace  
14:37:46 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
14:37:46 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
18:05:40 INFO  : Registering command handlers for SDK TCF services
18:05:41 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
18:05:48 INFO  : XSCT server has started successfully.
18:05:48 INFO  : Successfully done setting XSCT server connection channel  
18:05:48 INFO  : Successfully done setting SDK workspace  
18:05:48 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
18:05:48 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
18:19:02 INFO  : Registering command handlers for SDK TCF services
18:19:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
18:19:12 INFO  : XSCT server has started successfully.
18:19:29 INFO  : Successfully done setting XSCT server connection channel  
18:19:29 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
18:19:29 INFO  : Successfully done setting SDK workspace  
18:19:29 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:19:02 INFO  : Registering command handlers for SDK TCF services
20:19:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
20:19:16 INFO  : XSCT server has started successfully.
20:19:23 INFO  : Successfully done setting XSCT server connection channel  
20:19:23 INFO  : Successfully done setting SDK workspace  
20:19:23 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
20:19:23 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
10:57:46 INFO  : Registering command handlers for SDK TCF services
10:57:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
10:57:56 INFO  : XSCT server has started successfully.
10:57:56 INFO  : Successfully done setting XSCT server connection channel  
10:57:56 INFO  : Successfully done setting SDK workspace  
10:57:56 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
10:57:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:56 INFO  : 'jtag frequency' command is executed.
11:08:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:56 INFO  : Context for 'APU' is selected.
11:08:56 INFO  : System reset is completed.
11:08:59 INFO  : 'after 3000' command is executed.
11:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:09:02 INFO  : Context for 'APU' is selected.
11:09:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:09:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:02 INFO  : Context for 'APU' is selected.
11:09:03 INFO  : 'ps7_init' command is executed.
11:09:03 INFO  : 'ps7_post_config' command is executed.
11:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:03 INFO  : Memory regions updated for context APU
11:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:04 INFO  : 'con' command is executed.
11:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:10:05 INFO  : Disconnected from the channel tcfchan#1.
11:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:10:06 INFO  : 'jtag frequency' command is executed.
11:10:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:06 INFO  : Context for 'APU' is selected.
11:10:07 INFO  : System reset is completed.
11:10:10 INFO  : 'after 3000' command is executed.
11:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:10:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:10:12 INFO  : Context for 'APU' is selected.
11:10:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:16 INFO  : Context for 'APU' is selected.
11:10:17 INFO  : 'ps7_init' command is executed.
11:10:17 INFO  : 'ps7_post_config' command is executed.
11:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:17 INFO  : Memory regions updated for context APU
11:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:18 INFO  : 'con' command is executed.
11:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:10:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:10:55 INFO  : Disconnected from the channel tcfchan#2.
11:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:10:56 INFO  : 'jtag frequency' command is executed.
11:10:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:57 INFO  : Context for 'APU' is selected.
11:10:57 INFO  : System reset is completed.
11:11:00 INFO  : 'after 3000' command is executed.
11:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:11:02 INFO  : Context for 'APU' is selected.
11:11:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:05 INFO  : Context for 'APU' is selected.
11:11:06 INFO  : 'ps7_init' command is executed.
11:11:06 INFO  : 'ps7_post_config' command is executed.
11:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:06 INFO  : Memory regions updated for context APU
11:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:07 INFO  : 'con' command is executed.
11:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:11:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:14:00 INFO  : Disconnected from the channel tcfchan#3.
11:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:01 INFO  : 'jtag frequency' command is executed.
11:14:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:02 INFO  : Context for 'APU' is selected.
11:14:02 INFO  : System reset is completed.
11:14:05 INFO  : 'after 3000' command is executed.
11:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:14:07 INFO  : Context for 'APU' is selected.
11:14:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:11 INFO  : Context for 'APU' is selected.
11:14:12 INFO  : 'ps7_init' command is executed.
11:14:12 INFO  : 'ps7_post_config' command is executed.
11:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:12 INFO  : Memory regions updated for context APU
11:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:13 INFO  : 'con' command is executed.
11:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:16:20 INFO  : Disconnected from the channel tcfchan#4.
11:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:22 INFO  : 'jtag frequency' command is executed.
11:16:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:22 INFO  : Context for 'APU' is selected.
11:16:22 INFO  : System reset is completed.
11:16:25 INFO  : 'after 3000' command is executed.
11:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:16:28 INFO  : Context for 'APU' is selected.
11:16:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:34 INFO  : Context for 'APU' is selected.
11:16:35 INFO  : 'ps7_init' command is executed.
11:16:35 INFO  : 'ps7_post_config' command is executed.
11:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:35 INFO  : Memory regions updated for context APU
11:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:36 INFO  : 'con' command is executed.
11:16:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:18:41 INFO  : Disconnected from the channel tcfchan#5.
11:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:43 INFO  : 'jtag frequency' command is executed.
11:18:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:43 INFO  : Context for 'APU' is selected.
11:18:43 INFO  : System reset is completed.
11:18:46 INFO  : 'after 3000' command is executed.
11:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:18:48 INFO  : Context for 'APU' is selected.
11:18:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:18:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:52 INFO  : Context for 'APU' is selected.
11:18:52 INFO  : 'ps7_init' command is executed.
11:18:52 INFO  : 'ps7_post_config' command is executed.
11:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:53 INFO  : Memory regions updated for context APU
11:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:53 INFO  : 'con' command is executed.
11:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:21:59 INFO  : Disconnected from the channel tcfchan#6.
11:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:00 INFO  : 'jtag frequency' command is executed.
11:22:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:00 INFO  : Context for 'APU' is selected.
11:22:00 INFO  : System reset is completed.
11:22:03 INFO  : 'after 3000' command is executed.
11:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:22:06 INFO  : Context for 'APU' is selected.
11:22:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:09 INFO  : Context for 'APU' is selected.
11:22:10 INFO  : 'ps7_init' command is executed.
11:22:10 INFO  : 'ps7_post_config' command is executed.
11:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:11 INFO  : Memory regions updated for context APU
11:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:11 INFO  : 'con' command is executed.
11:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:22:35 INFO  : Disconnected from the channel tcfchan#7.
11:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:36 INFO  : 'jtag frequency' command is executed.
11:22:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:36 INFO  : Context for 'APU' is selected.
11:22:37 INFO  : System reset is completed.
11:22:40 INFO  : 'after 3000' command is executed.
11:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:22:42 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:45 INFO  : Context for 'APU' is selected.
11:22:46 INFO  : 'ps7_init' command is executed.
11:22:46 INFO  : 'ps7_post_config' command is executed.
11:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:47 INFO  : Memory regions updated for context APU
11:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:47 INFO  : 'con' command is executed.
11:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:23:24 INFO  : Disconnected from the channel tcfchan#8.
11:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:26 INFO  : 'jtag frequency' command is executed.
11:23:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:26 INFO  : Context for 'APU' is selected.
11:23:26 INFO  : System reset is completed.
11:23:29 INFO  : 'after 3000' command is executed.
11:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:23:31 INFO  : Context for 'APU' is selected.
11:23:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:35 INFO  : Context for 'APU' is selected.
11:23:36 INFO  : 'ps7_init' command is executed.
11:23:36 INFO  : 'ps7_post_config' command is executed.
11:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:37 INFO  : Memory regions updated for context APU
11:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:37 INFO  : 'con' command is executed.
11:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:23:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:24:02 INFO  : Disconnected from the channel tcfchan#9.
11:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:24:03 INFO  : 'jtag frequency' command is executed.
11:24:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:03 INFO  : Context for 'APU' is selected.
11:24:03 INFO  : System reset is completed.
11:24:06 INFO  : 'after 3000' command is executed.
11:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:24:09 INFO  : Context for 'APU' is selected.
11:24:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:12 INFO  : Context for 'APU' is selected.
11:24:12 INFO  : 'ps7_init' command is executed.
11:24:12 INFO  : 'ps7_post_config' command is executed.
11:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:13 INFO  : Memory regions updated for context APU
11:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:13 INFO  : 'con' command is executed.
11:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:25:11 INFO  : Disconnected from the channel tcfchan#10.
11:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:12 INFO  : 'jtag frequency' command is executed.
11:25:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:13 INFO  : Context for 'APU' is selected.
11:25:13 INFO  : System reset is completed.
11:25:16 INFO  : 'after 3000' command is executed.
11:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:25:18 INFO  : Context for 'APU' is selected.
11:25:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:21 INFO  : Context for 'APU' is selected.
11:25:22 INFO  : 'ps7_init' command is executed.
11:25:22 INFO  : 'ps7_post_config' command is executed.
11:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:22 INFO  : Memory regions updated for context APU
11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : 'con' command is executed.
11:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:26:15 INFO  : Disconnected from the channel tcfchan#11.
11:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:16 INFO  : 'jtag frequency' command is executed.
11:26:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:16 INFO  : Context for 'APU' is selected.
11:26:17 INFO  : System reset is completed.
11:26:20 INFO  : 'after 3000' command is executed.
11:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:26:22 INFO  : Context for 'APU' is selected.
11:26:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:25 INFO  : Context for 'APU' is selected.
11:26:26 INFO  : 'ps7_init' command is executed.
11:26:26 INFO  : 'ps7_post_config' command is executed.
11:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:26 INFO  : Memory regions updated for context APU
11:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:27 INFO  : 'con' command is executed.
11:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:26:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:27:38 INFO  : Disconnected from the channel tcfchan#12.
11:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:39 INFO  : 'jtag frequency' command is executed.
11:27:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:39 INFO  : Context for 'APU' is selected.
11:27:39 INFO  : System reset is completed.
11:27:42 INFO  : 'after 3000' command is executed.
11:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:27:45 INFO  : Context for 'APU' is selected.
11:27:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:48 INFO  : Context for 'APU' is selected.
11:27:49 INFO  : 'ps7_init' command is executed.
11:27:49 INFO  : 'ps7_post_config' command is executed.
11:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:50 INFO  : Memory regions updated for context APU
11:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:50 INFO  : 'con' command is executed.
11:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:28:32 INFO  : Disconnected from the channel tcfchan#13.
11:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:28:33 INFO  : 'jtag frequency' command is executed.
11:28:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:33 INFO  : Context for 'APU' is selected.
11:28:33 INFO  : System reset is completed.
11:28:36 INFO  : 'after 3000' command is executed.
11:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:28:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:28:39 INFO  : Context for 'APU' is selected.
11:28:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:42 INFO  : Context for 'APU' is selected.
11:28:42 INFO  : 'ps7_init' command is executed.
11:28:42 INFO  : 'ps7_post_config' command is executed.
11:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:43 INFO  : Memory regions updated for context APU
11:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:43 INFO  : 'con' command is executed.
11:28:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:28:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:29:17 INFO  : Disconnected from the channel tcfchan#14.
11:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:19 INFO  : 'jtag frequency' command is executed.
11:29:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:19 INFO  : Context for 'APU' is selected.
11:29:19 INFO  : System reset is completed.
11:29:22 INFO  : 'after 3000' command is executed.
11:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:29:25 INFO  : Context for 'APU' is selected.
11:29:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:28 INFO  : Context for 'APU' is selected.
11:29:28 INFO  : 'ps7_init' command is executed.
11:29:28 INFO  : 'ps7_post_config' command is executed.
11:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:29 INFO  : Memory regions updated for context APU
11:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:29 INFO  : 'con' command is executed.
11:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:29:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:30:05 INFO  : Disconnected from the channel tcfchan#15.
11:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:06 INFO  : 'jtag frequency' command is executed.
11:30:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:07 INFO  : Context for 'APU' is selected.
11:30:07 INFO  : System reset is completed.
11:30:10 INFO  : 'after 3000' command is executed.
11:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:30:12 INFO  : Context for 'APU' is selected.
11:30:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:15 INFO  : Context for 'APU' is selected.
11:30:16 INFO  : 'ps7_init' command is executed.
11:30:16 INFO  : 'ps7_post_config' command is executed.
11:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:17 INFO  : Memory regions updated for context APU
11:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:17 INFO  : 'con' command is executed.
11:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:30:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:31:00 INFO  : Disconnected from the channel tcfchan#16.
11:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:02 INFO  : 'jtag frequency' command is executed.
11:31:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:02 INFO  : Context for 'APU' is selected.
11:31:02 INFO  : System reset is completed.
11:31:05 INFO  : 'after 3000' command is executed.
11:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:31:07 INFO  : Context for 'APU' is selected.
11:31:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:11 INFO  : Context for 'APU' is selected.
11:31:11 INFO  : 'ps7_init' command is executed.
11:31:11 INFO  : 'ps7_post_config' command is executed.
11:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:12 INFO  : Memory regions updated for context APU
11:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:12 INFO  : 'con' command is executed.
11:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:31:58 INFO  : Disconnected from the channel tcfchan#17.
11:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:59 INFO  : 'jtag frequency' command is executed.
11:31:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:59 INFO  : Context for 'APU' is selected.
11:31:59 INFO  : System reset is completed.
11:32:02 INFO  : 'after 3000' command is executed.
11:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:32:05 INFO  : Context for 'APU' is selected.
11:32:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:08 INFO  : Context for 'APU' is selected.
11:32:09 INFO  : 'ps7_init' command is executed.
11:32:09 INFO  : 'ps7_post_config' command is executed.
11:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:09 INFO  : Memory regions updated for context APU
11:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:09 INFO  : 'con' command is executed.
11:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:32:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:32:53 INFO  : Disconnected from the channel tcfchan#18.
11:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:54 INFO  : 'jtag frequency' command is executed.
11:32:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:54 INFO  : Context for 'APU' is selected.
11:32:54 INFO  : System reset is completed.
11:32:57 INFO  : 'after 3000' command is executed.
11:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:33:00 INFO  : Context for 'APU' is selected.
11:33:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:03 INFO  : Context for 'APU' is selected.
11:33:04 INFO  : 'ps7_init' command is executed.
11:33:04 INFO  : 'ps7_post_config' command is executed.
11:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:04 INFO  : Memory regions updated for context APU
11:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:05 INFO  : 'con' command is executed.
11:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:34:02 INFO  : Disconnected from the channel tcfchan#19.
11:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:34:03 INFO  : 'jtag frequency' command is executed.
11:34:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:03 INFO  : Context for 'APU' is selected.
11:34:04 INFO  : System reset is completed.
11:34:07 INFO  : 'after 3000' command is executed.
11:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:34:09 INFO  : Context for 'APU' is selected.
11:34:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:34:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:13 INFO  : Context for 'APU' is selected.
11:34:13 INFO  : 'ps7_init' command is executed.
11:34:13 INFO  : 'ps7_post_config' command is executed.
11:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:14 INFO  : Memory regions updated for context APU
11:34:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:14 INFO  : 'con' command is executed.
11:34:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:34:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:40:40 INFO  : Disconnected from the channel tcfchan#20.
11:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:43 INFO  : 'jtag frequency' command is executed.
11:40:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:43 INFO  : Context for 'APU' is selected.
11:40:44 INFO  : System reset is completed.
11:40:47 INFO  : 'after 3000' command is executed.
11:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:40:49 INFO  : Context for 'APU' is selected.
11:40:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:40:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:53 INFO  : Context for 'APU' is selected.
11:40:53 INFO  : 'ps7_init' command is executed.
11:40:53 INFO  : 'ps7_post_config' command is executed.
11:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

11:40:53 INFO  : Memory regions updated for context APU
11:40:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:41:14 INFO  : Disconnected from the channel tcfchan#21.
11:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:42:35 INFO  : 'fpga -state' command is executed.
11:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:36 INFO  : 'jtag frequency' command is executed.
11:42:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:36 INFO  : Context for 'APU' is selected.
11:42:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:36 INFO  : Context for 'APU' is selected.
11:42:36 INFO  : 'stop' command is executed.
11:42:36 INFO  : 'ps7_init' command is executed.
11:42:36 INFO  : 'ps7_post_config' command is executed.
11:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:37 INFO  : 'con' command is executed.
11:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:42:37 INFO  : Disconnected from the channel tcfchan#22.
11:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:58 INFO  : 'jtag frequency' command is executed.
11:43:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:58 INFO  : Context for 'APU' is selected.
11:43:58 INFO  : System reset is completed.
11:44:01 INFO  : 'after 3000' command is executed.
11:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:44:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:44:04 INFO  : Context for 'APU' is selected.
11:44:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:07 INFO  : Context for 'APU' is selected.
11:44:07 INFO  : 'ps7_init' command is executed.
11:44:07 INFO  : 'ps7_post_config' command is executed.
11:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:08 INFO  : Memory regions updated for context APU
11:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:08 INFO  : 'con' command is executed.
11:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:44:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:46:25 INFO  : Disconnected from the channel tcfchan#23.
11:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:27 INFO  : 'jtag frequency' command is executed.
11:46:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:27 INFO  : Context for 'APU' is selected.
11:46:27 INFO  : System reset is completed.
11:46:30 INFO  : 'after 3000' command is executed.
11:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:46:32 INFO  : Context for 'APU' is selected.
11:46:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:36 INFO  : Context for 'APU' is selected.
11:46:36 INFO  : 'ps7_init' command is executed.
11:46:36 INFO  : 'ps7_post_config' command is executed.
11:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:37 INFO  : Memory regions updated for context APU
11:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:37 INFO  : 'con' command is executed.
11:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:46:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:47:01 INFO  : Disconnected from the channel tcfchan#24.
11:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:02 INFO  : 'jtag frequency' command is executed.
11:47:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:02 INFO  : Context for 'APU' is selected.
11:47:02 INFO  : System reset is completed.
11:47:05 INFO  : 'after 3000' command is executed.
11:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:47:08 INFO  : Context for 'APU' is selected.
11:47:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:11 INFO  : Context for 'APU' is selected.
11:47:12 INFO  : 'ps7_init' command is executed.
11:47:12 INFO  : 'ps7_post_config' command is executed.
11:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:12 INFO  : Memory regions updated for context APU
11:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:12 INFO  : 'con' command is executed.
11:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:49:14 INFO  : Disconnected from the channel tcfchan#25.
11:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:49:16 INFO  : 'jtag frequency' command is executed.
11:49:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:16 INFO  : Context for 'APU' is selected.
11:49:16 INFO  : System reset is completed.
11:49:19 INFO  : 'after 3000' command is executed.
11:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:49:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:49:21 INFO  : Context for 'APU' is selected.
11:49:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:25 INFO  : Context for 'APU' is selected.
11:49:26 INFO  : 'ps7_init' command is executed.
11:49:26 INFO  : 'ps7_post_config' command is executed.
11:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:26 INFO  : Memory regions updated for context APU
11:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:26 INFO  : 'con' command is executed.
11:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:49:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:50:08 INFO  : Disconnected from the channel tcfchan#26.
11:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:09 INFO  : 'jtag frequency' command is executed.
11:50:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:09 INFO  : Context for 'APU' is selected.
11:50:09 INFO  : System reset is completed.
11:50:12 INFO  : 'after 3000' command is executed.
11:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:50:15 INFO  : Context for 'APU' is selected.
11:50:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:19 INFO  : Context for 'APU' is selected.
11:50:19 INFO  : 'ps7_init' command is executed.
11:50:19 INFO  : 'ps7_post_config' command is executed.
11:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:20 INFO  : Memory regions updated for context APU
11:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:20 INFO  : 'con' command is executed.
11:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:50:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:50:55 INFO  : Disconnected from the channel tcfchan#27.
11:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:57 INFO  : 'jtag frequency' command is executed.
11:50:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:57 INFO  : Context for 'APU' is selected.
11:50:57 INFO  : System reset is completed.
11:51:00 INFO  : 'after 3000' command is executed.
11:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:51:03 INFO  : Context for 'APU' is selected.
11:51:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:06 INFO  : Context for 'APU' is selected.
11:51:06 INFO  : 'ps7_init' command is executed.
11:51:06 INFO  : 'ps7_post_config' command is executed.
11:51:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:07 INFO  : Memory regions updated for context APU
11:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:07 INFO  : 'con' command is executed.
11:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:52:03 INFO  : Disconnected from the channel tcfchan#28.
11:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:05 INFO  : 'jtag frequency' command is executed.
11:52:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:05 INFO  : Context for 'APU' is selected.
11:52:05 INFO  : System reset is completed.
11:52:08 INFO  : 'after 3000' command is executed.
11:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:52:10 INFO  : Context for 'APU' is selected.
11:52:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:14 INFO  : Context for 'APU' is selected.
11:52:15 INFO  : 'ps7_init' command is executed.
11:52:15 INFO  : 'ps7_post_config' command is executed.
11:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:15 INFO  : Memory regions updated for context APU
11:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:16 INFO  : 'con' command is executed.
11:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:52:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:58:13 INFO  : Disconnected from the channel tcfchan#29.
11:58:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:15 INFO  : 'jtag frequency' command is executed.
11:58:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:15 INFO  : Context for 'APU' is selected.
11:58:15 INFO  : System reset is completed.
11:58:18 INFO  : 'after 3000' command is executed.
11:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:58:20 INFO  : Context for 'APU' is selected.
11:58:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:24 INFO  : Context for 'APU' is selected.
11:58:25 INFO  : 'ps7_init' command is executed.
11:58:25 INFO  : 'ps7_post_config' command is executed.
11:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:25 INFO  : Memory regions updated for context APU
11:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:26 INFO  : 'con' command is executed.
11:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:59:42 INFO  : Disconnected from the channel tcfchan#30.
11:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:44 INFO  : 'jtag frequency' command is executed.
11:59:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:44 INFO  : Context for 'APU' is selected.
11:59:44 INFO  : System reset is completed.
11:59:47 INFO  : 'after 3000' command is executed.
11:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:59:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:59:49 INFO  : Context for 'APU' is selected.
11:59:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:53 INFO  : Context for 'APU' is selected.
11:59:54 INFO  : 'ps7_init' command is executed.
11:59:54 INFO  : 'ps7_post_config' command is executed.
11:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:54 INFO  : Memory regions updated for context APU
11:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:55 INFO  : 'con' command is executed.
11:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:59:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:06:13 INFO  : Disconnected from the channel tcfchan#31.
12:31:36 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:31:36 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:31:37 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:32:02 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:32:19 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:33:09 ERROR : Unable to load properties file .sdkproject for project Lidar3Dbuild.
12:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:42 INFO  : 'fpga -state' command is executed.
12:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:43 INFO  : 'jtag frequency' command is executed.
12:51:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:43 INFO  : Context for 'APU' is selected.
12:51:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:43 INFO  : Context for 'APU' is selected.
12:51:43 INFO  : 'stop' command is executed.
12:51:44 INFO  : 'ps7_init' command is executed.
12:51:44 INFO  : 'ps7_post_config' command is executed.
12:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:45 INFO  : Memory regions updated for context APU
12:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:46 INFO  : 'con' command is executed.
12:51:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:53:05 INFO  : Disconnected from the channel tcfchan#32.
12:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:07 INFO  : 'fpga -state' command is executed.
12:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:07 INFO  : 'jtag frequency' command is executed.
12:53:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:07 INFO  : Context for 'APU' is selected.
12:53:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:11 INFO  : Context for 'APU' is selected.
12:53:11 INFO  : 'stop' command is executed.
12:53:12 INFO  : 'ps7_init' command is executed.
12:53:12 INFO  : 'ps7_post_config' command is executed.
12:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:13 INFO  : Memory regions updated for context APU
12:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:13 INFO  : 'con' command is executed.
12:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:55:36 INFO  : Disconnected from the channel tcfchan#33.
12:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:37 INFO  : 'fpga -state' command is executed.
12:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:38 INFO  : 'jtag frequency' command is executed.
12:55:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:38 INFO  : Context for 'APU' is selected.
12:55:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:42 INFO  : Context for 'APU' is selected.
12:55:42 INFO  : 'stop' command is executed.
12:55:42 INFO  : 'ps7_init' command is executed.
12:55:42 INFO  : 'ps7_post_config' command is executed.
12:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:43 INFO  : Memory regions updated for context APU
12:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:43 INFO  : 'con' command is executed.
12:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:56:01 INFO  : Disconnected from the channel tcfchan#34.
12:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:02 INFO  : 'jtag frequency' command is executed.
12:56:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:02 INFO  : Context for 'APU' is selected.
12:56:02 INFO  : System reset is completed.
12:56:05 INFO  : 'after 3000' command is executed.
12:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:56:08 INFO  : Context for 'APU' is selected.
12:56:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:11 INFO  : Context for 'APU' is selected.
12:56:12 INFO  : 'ps7_init' command is executed.
12:56:12 INFO  : 'ps7_post_config' command is executed.
12:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:12 INFO  : Memory regions updated for context APU
12:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:12 INFO  : 'con' command is executed.
12:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:56:43 INFO  : Disconnected from the channel tcfchan#35.
12:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:44 INFO  : 'jtag frequency' command is executed.
12:56:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:44 INFO  : Context for 'APU' is selected.
12:56:44 INFO  : System reset is completed.
12:56:47 INFO  : 'after 3000' command is executed.
12:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:56:50 INFO  : Context for 'APU' is selected.
12:56:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:53 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : 'ps7_init' command is executed.
12:56:54 INFO  : 'ps7_post_config' command is executed.
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:55 INFO  : Memory regions updated for context APU
12:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:55 INFO  : 'con' command is executed.
12:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:02:22 INFO  : Disconnected from the channel tcfchan#36.
13:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:24 INFO  : 'jtag frequency' command is executed.
13:02:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:24 INFO  : Context for 'APU' is selected.
13:02:24 INFO  : System reset is completed.
13:02:27 INFO  : 'after 3000' command is executed.
13:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:02:29 INFO  : Context for 'APU' is selected.
13:02:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:33 INFO  : Context for 'APU' is selected.
13:02:33 INFO  : 'ps7_init' command is executed.
13:02:33 INFO  : 'ps7_post_config' command is executed.
13:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:34 INFO  : Memory regions updated for context APU
13:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:34 INFO  : 'con' command is executed.
13:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:34:06 INFO  : Disconnected from the channel tcfchan#37.
13:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:07 INFO  : 'jtag frequency' command is executed.
13:34:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:07 INFO  : Context for 'APU' is selected.
13:34:08 INFO  : System reset is completed.
13:34:11 INFO  : 'after 3000' command is executed.
13:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:34:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:34:13 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:17 INFO  : Context for 'APU' is selected.
13:34:17 INFO  : 'ps7_init' command is executed.
13:34:17 INFO  : 'ps7_post_config' command is executed.
13:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:18 INFO  : Memory regions updated for context APU
13:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:18 INFO  : 'con' command is executed.
13:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:34:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:35:43 INFO  : Disconnected from the channel tcfchan#38.
13:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:44 INFO  : 'jtag frequency' command is executed.
13:35:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:44 INFO  : Context for 'APU' is selected.
13:35:44 INFO  : System reset is completed.
13:35:47 INFO  : 'after 3000' command is executed.
13:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:35:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:35:50 INFO  : Context for 'APU' is selected.
13:35:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:54 INFO  : Context for 'APU' is selected.
13:35:55 INFO  : 'ps7_init' command is executed.
13:35:55 INFO  : 'ps7_post_config' command is executed.
13:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:55 INFO  : Memory regions updated for context APU
13:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:55 INFO  : 'con' command is executed.
13:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:35:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:37:49 INFO  : Disconnected from the channel tcfchan#39.
13:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:37:50 INFO  : 'jtag frequency' command is executed.
13:37:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:50 INFO  : Context for 'APU' is selected.
13:37:50 INFO  : System reset is completed.
13:37:53 INFO  : 'after 3000' command is executed.
13:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:37:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:37:56 INFO  : Context for 'APU' is selected.
13:38:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:00 INFO  : Context for 'APU' is selected.
13:38:00 INFO  : 'ps7_init' command is executed.
13:38:00 INFO  : 'ps7_post_config' command is executed.
13:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:01 INFO  : Memory regions updated for context APU
13:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:01 INFO  : 'con' command is executed.
13:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:38:49 INFO  : Disconnected from the channel tcfchan#40.
13:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:50 INFO  : 'jtag frequency' command is executed.
13:38:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:50 INFO  : Context for 'APU' is selected.
13:38:51 INFO  : System reset is completed.
13:38:54 INFO  : 'after 3000' command is executed.
13:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:38:56 INFO  : Context for 'APU' is selected.
13:39:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:00 INFO  : Context for 'APU' is selected.
13:39:01 INFO  : 'ps7_init' command is executed.
13:39:01 INFO  : 'ps7_post_config' command is executed.
13:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:01 INFO  : Memory regions updated for context APU
13:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:01 INFO  : 'con' command is executed.
13:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:39:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:40:11 INFO  : Disconnected from the channel tcfchan#41.
13:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:12 INFO  : 'jtag frequency' command is executed.
13:40:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:12 INFO  : Context for 'APU' is selected.
13:40:12 INFO  : System reset is completed.
13:40:15 INFO  : 'after 3000' command is executed.
13:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:40:18 INFO  : Context for 'APU' is selected.
13:40:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:22 INFO  : Context for 'APU' is selected.
13:40:23 INFO  : 'ps7_init' command is executed.
13:40:23 INFO  : 'ps7_post_config' command is executed.
13:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:23 INFO  : Memory regions updated for context APU
13:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:23 INFO  : 'con' command is executed.
13:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:42:15 INFO  : Disconnected from the channel tcfchan#42.
13:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:16 INFO  : 'jtag frequency' command is executed.
13:42:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:16 INFO  : Context for 'APU' is selected.
13:42:16 INFO  : System reset is completed.
13:42:20 INFO  : 'after 3000' command is executed.
13:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:42:22 INFO  : Context for 'APU' is selected.
13:42:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:26 INFO  : Context for 'APU' is selected.
13:42:27 INFO  : 'ps7_init' command is executed.
13:42:27 INFO  : 'ps7_post_config' command is executed.
13:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:27 INFO  : Memory regions updated for context APU
13:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:27 INFO  : 'con' command is executed.
13:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:02:35 INFO  : Disconnected from the channel tcfchan#43.
14:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:42 INFO  : 'jtag frequency' command is executed.
14:02:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:42 INFO  : Context for 'APU' is selected.
14:02:42 INFO  : System reset is completed.
14:02:45 INFO  : 'after 3000' command is executed.
14:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:02:48 INFO  : Context for 'APU' is selected.
14:02:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:52 INFO  : Context for 'APU' is selected.
14:02:53 INFO  : 'ps7_init' command is executed.
14:02:53 INFO  : 'ps7_post_config' command is executed.
14:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:53 INFO  : Memory regions updated for context APU
14:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:53 INFO  : 'con' command is executed.
14:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:04:27 INFO  : Disconnected from the channel tcfchan#44.
14:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:29 INFO  : 'jtag frequency' command is executed.
14:04:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:29 INFO  : Context for 'APU' is selected.
14:04:29 INFO  : System reset is completed.
14:04:32 INFO  : 'after 3000' command is executed.
14:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:04:35 INFO  : Context for 'APU' is selected.
14:04:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:38 INFO  : Context for 'APU' is selected.
14:04:39 INFO  : 'ps7_init' command is executed.
14:04:39 INFO  : 'ps7_post_config' command is executed.
14:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:40 INFO  : Memory regions updated for context APU
14:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:40 INFO  : 'con' command is executed.
14:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:06:07 INFO  : Disconnected from the channel tcfchan#45.
14:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:09 INFO  : 'fpga -state' command is executed.
14:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:09 INFO  : 'jtag frequency' command is executed.
14:06:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:09 INFO  : Context for 'APU' is selected.
14:06:09 INFO  : System reset is completed.
14:06:12 INFO  : 'after 3000' command is executed.
14:06:12 INFO  : Context for 'APU' is selected.
14:06:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:16 INFO  : Context for 'APU' is selected.
14:06:17 INFO  : 'ps7_init' command is executed.
14:06:17 INFO  : 'ps7_post_config' command is executed.
14:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:17 INFO  : Memory regions updated for context APU
14:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:17 INFO  : 'con' command is executed.
14:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:07:33 INFO  : Disconnected from the channel tcfchan#46.
14:07:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:07:34 INFO  : 'jtag frequency' command is executed.
14:07:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:34 INFO  : Context for 'APU' is selected.
14:07:34 INFO  : System reset is completed.
14:07:37 INFO  : 'after 3000' command is executed.
14:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:07:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:07:40 INFO  : Context for 'APU' is selected.
14:07:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:43 INFO  : Context for 'APU' is selected.
14:07:44 INFO  : 'ps7_init' command is executed.
14:07:44 INFO  : 'ps7_post_config' command is executed.
14:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:44 INFO  : Memory regions updated for context APU
14:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:45 INFO  : 'con' command is executed.
14:07:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:07:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:09:23 INFO  : Disconnected from the channel tcfchan#47.
14:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:25 INFO  : 'jtag frequency' command is executed.
14:09:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:25 INFO  : Context for 'APU' is selected.
14:09:25 INFO  : System reset is completed.
14:09:28 INFO  : 'after 3000' command is executed.
14:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:09:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:09:31 INFO  : Context for 'APU' is selected.
14:09:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:34 INFO  : Context for 'APU' is selected.
14:09:34 INFO  : 'ps7_init' command is executed.
14:09:35 INFO  : 'ps7_post_config' command is executed.
14:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:35 INFO  : Memory regions updated for context APU
14:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:35 INFO  : 'con' command is executed.
14:09:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:09:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:12:02 INFO  : Disconnected from the channel tcfchan#48.
14:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:12:04 INFO  : 'jtag frequency' command is executed.
14:12:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:04 INFO  : Context for 'APU' is selected.
14:12:04 INFO  : System reset is completed.
14:12:07 INFO  : 'after 3000' command is executed.
14:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:12:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:12:09 INFO  : Context for 'APU' is selected.
14:12:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:12:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:13 INFO  : Context for 'APU' is selected.
14:12:14 INFO  : 'ps7_init' command is executed.
14:12:14 INFO  : 'ps7_post_config' command is executed.
14:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:14 INFO  : Memory regions updated for context APU
14:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:15 INFO  : 'con' command is executed.
14:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:12:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:13:33 INFO  : Disconnected from the channel tcfchan#49.
14:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:34 INFO  : 'jtag frequency' command is executed.
14:13:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:34 INFO  : Context for 'APU' is selected.
14:13:34 INFO  : System reset is completed.
14:13:37 INFO  : 'after 3000' command is executed.
14:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:13:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:13:40 INFO  : Context for 'APU' is selected.
14:13:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:44 INFO  : Context for 'APU' is selected.
14:13:44 INFO  : 'ps7_init' command is executed.
14:13:44 INFO  : 'ps7_post_config' command is executed.
14:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:45 INFO  : Memory regions updated for context APU
14:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:45 INFO  : 'con' command is executed.
14:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:13:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:15:48 INFO  : Disconnected from the channel tcfchan#50.
14:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:50 INFO  : 'jtag frequency' command is executed.
14:15:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:50 INFO  : Context for 'APU' is selected.
14:15:50 INFO  : System reset is completed.
14:15:53 INFO  : 'after 3000' command is executed.
14:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:15:55 INFO  : Context for 'APU' is selected.
14:15:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:59 INFO  : Context for 'APU' is selected.
14:16:00 INFO  : 'ps7_init' command is executed.
14:16:00 INFO  : 'ps7_post_config' command is executed.
14:16:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:00 INFO  : Memory regions updated for context APU
14:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:01 INFO  : 'con' command is executed.
14:16:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:16:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:17:42 INFO  : Disconnected from the channel tcfchan#51.
14:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:44 INFO  : 'jtag frequency' command is executed.
14:17:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:44 INFO  : Context for 'APU' is selected.
14:17:44 INFO  : System reset is completed.
14:17:47 INFO  : 'after 3000' command is executed.
14:17:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:17:50 INFO  : Context for 'APU' is selected.
14:17:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:53 INFO  : Context for 'APU' is selected.
14:17:54 INFO  : 'ps7_init' command is executed.
14:17:54 INFO  : 'ps7_post_config' command is executed.
14:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:54 INFO  : Memory regions updated for context APU
14:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:55 INFO  : 'con' command is executed.
14:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:19:36 INFO  : Disconnected from the channel tcfchan#52.
14:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:37 INFO  : 'jtag frequency' command is executed.
14:19:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:37 INFO  : Context for 'APU' is selected.
14:19:38 INFO  : System reset is completed.
14:19:41 INFO  : 'after 3000' command is executed.
14:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:19:43 INFO  : Context for 'APU' is selected.
14:19:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:46 INFO  : Context for 'APU' is selected.
14:19:47 INFO  : 'ps7_init' command is executed.
14:19:47 INFO  : 'ps7_post_config' command is executed.
14:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:48 INFO  : Memory regions updated for context APU
14:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:48 INFO  : 'con' command is executed.
14:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:25:08 INFO  : Disconnected from the channel tcfchan#53.
14:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:24 INFO  : 'jtag frequency' command is executed.
14:25:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:24 INFO  : Context for 'APU' is selected.
14:25:24 INFO  : System reset is completed.
14:25:27 INFO  : 'after 3000' command is executed.
14:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:25:30 INFO  : Context for 'APU' is selected.
14:25:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:34 INFO  : Context for 'APU' is selected.
14:25:34 INFO  : 'ps7_init' command is executed.
14:25:34 INFO  : 'ps7_post_config' command is executed.
14:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:35 INFO  : Memory regions updated for context APU
14:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:35 INFO  : 'con' command is executed.
14:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:25:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:25:58 INFO  : Disconnected from the channel tcfchan#54.
14:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:59 INFO  : 'jtag frequency' command is executed.
14:25:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:59 INFO  : Context for 'APU' is selected.
14:26:00 INFO  : System reset is completed.
14:26:03 INFO  : 'after 3000' command is executed.
14:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:26:05 INFO  : Context for 'APU' is selected.
14:26:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:09 INFO  : Context for 'APU' is selected.
14:26:09 INFO  : 'ps7_init' command is executed.
14:26:09 INFO  : 'ps7_post_config' command is executed.
14:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:10 INFO  : Memory regions updated for context APU
14:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:10 INFO  : 'con' command is executed.
14:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:26:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:26:34 INFO  : Disconnected from the channel tcfchan#55.
14:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:36 INFO  : 'jtag frequency' command is executed.
14:26:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:36 INFO  : Context for 'APU' is selected.
14:26:36 INFO  : System reset is completed.
14:26:39 INFO  : 'after 3000' command is executed.
14:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:26:41 INFO  : Context for 'APU' is selected.
14:26:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:45 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : 'ps7_init' command is executed.
14:26:46 INFO  : 'ps7_post_config' command is executed.
14:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:46 INFO  : Memory regions updated for context APU
14:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:47 INFO  : 'con' command is executed.
14:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:26:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:36:20 INFO  : Disconnected from the channel tcfchan#56.
14:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:22 INFO  : 'jtag frequency' command is executed.
14:36:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:22 INFO  : Context for 'APU' is selected.
14:36:22 INFO  : System reset is completed.
14:36:25 INFO  : 'after 3000' command is executed.
14:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:36:28 INFO  : Context for 'APU' is selected.
14:36:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:34 INFO  : Context for 'APU' is selected.
14:36:34 INFO  : 'ps7_init' command is executed.
14:36:34 INFO  : 'ps7_post_config' command is executed.
14:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:35 INFO  : Memory regions updated for context APU
14:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:35 INFO  : 'con' command is executed.
14:36:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:55:48 INFO  : Disconnected from the channel tcfchan#57.
14:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:50 INFO  : 'jtag frequency' command is executed.
14:55:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:55:50 INFO  : Context for 'APU' is selected.
14:55:50 INFO  : System reset is completed.
14:55:53 INFO  : 'after 3000' command is executed.
14:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:55:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:55:57 INFO  : Context for 'APU' is selected.
14:56:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:00 INFO  : Context for 'APU' is selected.
14:56:01 INFO  : 'ps7_init' command is executed.
14:56:01 INFO  : 'ps7_post_config' command is executed.
14:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:01 INFO  : Memory regions updated for context APU
14:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:02 INFO  : 'con' command is executed.
14:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:56:52 INFO  : Disconnected from the channel tcfchan#58.
14:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:53 INFO  : 'jtag frequency' command is executed.
14:56:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:53 INFO  : Context for 'APU' is selected.
14:56:53 INFO  : System reset is completed.
14:56:56 INFO  : 'after 3000' command is executed.
14:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:56:59 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:03 INFO  : Context for 'APU' is selected.
14:57:04 INFO  : 'ps7_init' command is executed.
14:57:04 INFO  : 'ps7_post_config' command is executed.
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:04 INFO  : Memory regions updated for context APU
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : 'con' command is executed.
14:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:57:32 INFO  : Disconnected from the channel tcfchan#59.
14:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:34 INFO  : 'jtag frequency' command is executed.
14:57:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:34 INFO  : Context for 'APU' is selected.
14:57:34 INFO  : System reset is completed.
14:57:37 INFO  : 'after 3000' command is executed.
14:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:57:39 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:43 INFO  : Context for 'APU' is selected.
14:57:44 INFO  : 'ps7_init' command is executed.
14:57:44 INFO  : 'ps7_post_config' command is executed.
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:44 INFO  : Memory regions updated for context APU
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : 'con' command is executed.
14:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:59:13 INFO  : Disconnected from the channel tcfchan#60.
14:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:14 INFO  : 'jtag frequency' command is executed.
14:59:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:14 INFO  : Context for 'APU' is selected.
14:59:14 INFO  : System reset is completed.
14:59:17 INFO  : 'after 3000' command is executed.
14:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:59:20 INFO  : Context for 'APU' is selected.
14:59:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:23 INFO  : Context for 'APU' is selected.
14:59:24 INFO  : 'ps7_init' command is executed.
14:59:24 INFO  : 'ps7_post_config' command is executed.
14:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:24 INFO  : Memory regions updated for context APU
14:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:25 INFO  : 'con' command is executed.
14:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:02:23 INFO  : Disconnected from the channel tcfchan#61.
15:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:25 INFO  : 'jtag frequency' command is executed.
15:02:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : System reset is completed.
15:02:28 INFO  : 'after 3000' command is executed.
15:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:02:31 INFO  : Context for 'APU' is selected.
15:02:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:36 INFO  : Context for 'APU' is selected.
15:02:36 INFO  : 'ps7_init' command is executed.
15:02:36 INFO  : 'ps7_post_config' command is executed.
15:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:37 INFO  : Memory regions updated for context APU
15:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:38 INFO  : 'con' command is executed.
15:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:02:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:03:29 INFO  : Disconnected from the channel tcfchan#62.
15:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:30 INFO  : 'jtag frequency' command is executed.
15:03:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:30 INFO  : Context for 'APU' is selected.
15:03:31 INFO  : System reset is completed.
15:03:34 INFO  : 'after 3000' command is executed.
15:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:03:36 INFO  : Context for 'APU' is selected.
15:03:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:40 INFO  : Context for 'APU' is selected.
15:03:40 INFO  : 'ps7_init' command is executed.
15:03:40 INFO  : 'ps7_post_config' command is executed.
15:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:41 INFO  : Memory regions updated for context APU
15:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:41 INFO  : 'con' command is executed.
15:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:23:55 INFO  : Disconnected from the channel tcfchan#63.
15:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:12 INFO  : 'jtag frequency' command is executed.
15:24:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:12 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : System reset is completed.
15:24:15 INFO  : 'after 3000' command is executed.
15:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:24:18 INFO  : Context for 'APU' is selected.
15:24:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:22 INFO  : Context for 'APU' is selected.
15:24:23 INFO  : 'ps7_init' command is executed.
15:24:23 INFO  : 'ps7_post_config' command is executed.
15:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:23 INFO  : 'jtag frequency' command is executed.
15:24:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:23 INFO  : Context for 'APU' is selected.
15:24:23 INFO  : Memory regions updated for context APU
15:24:24 INFO  : System reset is completed.
15:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:27 INFO  : 'after 3000' command is executed.
15:24:27 INFO  : 'con' command is executed.
15:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:24:29 INFO  : Context for 'APU' is selected.
15:24:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:29 INFO  : Context for 'APU' is selected.
15:24:30 INFO  : 'ps7_init' command is executed.
15:24:30 INFO  : 'ps7_post_config' command is executed.
15:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:31 INFO  : Memory regions updated for context APU
15:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:31 INFO  : 'con' command is executed.
15:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:26:50 INFO  : Disconnected from the channel tcfchan#64.
15:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:51 INFO  : 'jtag frequency' command is executed.
15:26:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:51 INFO  : Context for 'APU' is selected.
15:26:51 INFO  : System reset is completed.
15:26:54 INFO  : 'after 3000' command is executed.
15:26:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:26:57 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:00 INFO  : Context for 'APU' is selected.
15:27:00 INFO  : 'ps7_init' command is executed.
15:27:00 INFO  : 'ps7_post_config' command is executed.
15:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:01 INFO  : Memory regions updated for context APU
15:27:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:01 INFO  : 'con' command is executed.
15:27:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:59:48 INFO  : Disconnected from the channel tcfchan#65.
15:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:49 INFO  : 'jtag frequency' command is executed.
15:59:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:49 INFO  : Context for 'APU' is selected.
15:59:49 INFO  : System reset is completed.
15:59:52 INFO  : 'after 3000' command is executed.
15:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:55 INFO  : Context for 'APU' is selected.
15:59:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:58 INFO  : Context for 'APU' is selected.
15:59:59 INFO  : 'ps7_init' command is executed.
15:59:59 INFO  : 'ps7_post_config' command is executed.
15:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:00 INFO  : Memory regions updated for context APU
16:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:00 INFO  : 'con' command is executed.
16:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:03:05 INFO  : Disconnected from the channel tcfchan#66.
16:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:06 INFO  : 'jtag frequency' command is executed.
16:03:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:06 INFO  : Context for 'APU' is selected.
16:03:06 INFO  : System reset is completed.
16:03:09 INFO  : 'after 3000' command is executed.
16:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:03:12 INFO  : Context for 'APU' is selected.
16:03:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:03:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:16 INFO  : Context for 'APU' is selected.
16:03:16 INFO  : 'ps7_init' command is executed.
16:03:16 INFO  : 'ps7_post_config' command is executed.
16:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:17 INFO  : Memory regions updated for context APU
16:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:17 INFO  : 'con' command is executed.
16:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:05:31 INFO  : Disconnected from the channel tcfchan#67.
16:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:32 INFO  : 'jtag frequency' command is executed.
16:05:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:32 INFO  : Context for 'APU' is selected.
16:05:32 INFO  : System reset is completed.
16:05:35 INFO  : 'after 3000' command is executed.
16:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:05:38 INFO  : Context for 'APU' is selected.
16:05:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:41 INFO  : Context for 'APU' is selected.
16:05:42 INFO  : 'ps7_init' command is executed.
16:05:42 INFO  : 'ps7_post_config' command is executed.
16:05:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:43 INFO  : Memory regions updated for context APU
16:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:43 INFO  : 'con' command is executed.
16:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:05:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:05:45 INFO  : Disconnected from the channel tcfchan#68.
16:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:46 INFO  : 'jtag frequency' command is executed.
16:05:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:46 INFO  : Context for 'APU' is selected.
16:05:47 INFO  : System reset is completed.
16:05:50 INFO  : 'after 3000' command is executed.
16:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:05:52 INFO  : Context for 'APU' is selected.
16:05:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:56 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : 'ps7_init' command is executed.
16:05:57 INFO  : 'ps7_post_config' command is executed.
16:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:58 INFO  : Memory regions updated for context APU
16:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:58 INFO  : 'con' command is executed.
16:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:05:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:09:14 INFO  : Disconnected from the channel tcfchan#69.
16:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:16 INFO  : 'jtag frequency' command is executed.
16:09:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:16 INFO  : Context for 'APU' is selected.
16:09:16 INFO  : System reset is completed.
16:09:19 INFO  : 'after 3000' command is executed.
16:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:09:22 INFO  : Context for 'APU' is selected.
16:09:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:26 INFO  : Context for 'APU' is selected.
16:09:27 INFO  : 'ps7_init' command is executed.
16:09:27 INFO  : 'ps7_post_config' command is executed.
16:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:27 INFO  : Memory regions updated for context APU
16:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:27 INFO  : 'con' command is executed.
16:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:11:35 INFO  : Disconnected from the channel tcfchan#70.
16:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:37 INFO  : 'jtag frequency' command is executed.
16:11:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:37 INFO  : Context for 'APU' is selected.
16:11:37 INFO  : System reset is completed.
16:11:40 INFO  : 'after 3000' command is executed.
16:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:11:42 INFO  : Context for 'APU' is selected.
16:11:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:46 INFO  : Context for 'APU' is selected.
16:11:47 INFO  : 'ps7_init' command is executed.
16:11:47 INFO  : 'ps7_post_config' command is executed.
16:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:47 INFO  : Memory regions updated for context APU
16:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:48 INFO  : 'con' command is executed.
16:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:14:52 INFO  : Disconnected from the channel tcfchan#71.
16:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:53 INFO  : 'jtag frequency' command is executed.
16:14:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:53 INFO  : Context for 'APU' is selected.
16:14:53 INFO  : System reset is completed.
16:14:56 INFO  : 'after 3000' command is executed.
16:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:14:59 INFO  : Context for 'APU' is selected.
16:15:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:15:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:02 INFO  : Context for 'APU' is selected.
16:15:03 INFO  : 'ps7_init' command is executed.
16:15:03 INFO  : 'ps7_post_config' command is executed.
16:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:04 INFO  : Memory regions updated for context APU
16:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:04 INFO  : 'con' command is executed.
16:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:16:11 INFO  : Disconnected from the channel tcfchan#72.
16:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:13 INFO  : 'jtag frequency' command is executed.
16:16:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:13 INFO  : Context for 'APU' is selected.
16:16:13 INFO  : System reset is completed.
16:16:16 INFO  : 'after 3000' command is executed.
16:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:16:19 INFO  : Context for 'APU' is selected.
16:16:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:22 INFO  : Context for 'APU' is selected.
16:16:23 INFO  : 'ps7_init' command is executed.
16:16:23 INFO  : 'ps7_post_config' command is executed.
16:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:23 INFO  : Memory regions updated for context APU
16:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:24 INFO  : 'con' command is executed.
16:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:35:48 INFO  : Disconnected from the channel tcfchan#73.
19:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:49 INFO  : 'jtag frequency' command is executed.
19:35:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:49 INFO  : Context for 'APU' is selected.
19:35:49 INFO  : System reset is completed.
19:35:52 INFO  : 'after 3000' command is executed.
19:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:35:55 INFO  : Context for 'APU' is selected.
19:35:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:59 INFO  : Context for 'APU' is selected.
19:36:00 INFO  : 'ps7_init' command is executed.
19:36:00 INFO  : 'ps7_post_config' command is executed.
19:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:00 INFO  : Memory regions updated for context APU
19:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:01 INFO  : 'con' command is executed.
19:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:36:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:19:24 INFO  : Disconnected from the channel tcfchan#74.
21:20:11 INFO  : Registering command handlers for SDK TCF services
21:20:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
21:20:21 INFO  : XSCT server has started successfully.
21:20:37 INFO  : Successfully done setting XSCT server connection channel  
21:20:37 INFO  : Successfully done setting SDK workspace  
21:20:37 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:20:37 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:20:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572774498172,  Project:1572239392904
21:20:51 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:20:51 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
21:20:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:21:27 INFO  : 
21:21:28 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
21:21:28 INFO  : Clearing existing target manager status.
21:21:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:21:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:43:20 INFO  : Registering command handlers for SDK TCF services
17:43:22 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
17:43:30 INFO  : XSCT server has started successfully.
17:43:47 INFO  : Successfully done setting XSCT server connection channel  
17:43:47 INFO  : Successfully done setting SDK workspace  
17:43:47 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
17:43:47 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:35:56 INFO  : Registering command handlers for SDK TCF services
20:35:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
20:36:05 INFO  : XSCT server has started successfully.
20:36:05 INFO  : Successfully done setting XSCT server connection channel  
20:36:05 INFO  : Successfully done setting SDK workspace  
20:36:05 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
20:36:05 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:36:35 INFO  : 'jtag frequency' command is executed.
20:36:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:35 INFO  : Context for 'APU' is selected.
20:36:35 ERROR : AP transaction error, DAP status f0000021
20:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:36:53 INFO  : 'jtag frequency' command is executed.
20:36:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:53 INFO  : Context for 'APU' is selected.
20:36:53 ERROR : AP transaction error, DAP status f0000021
20:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:38 INFO  : 'jtag frequency' command is executed.
20:37:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:39 INFO  : Context for 'APU' is selected.
20:37:39 INFO  : System reset is completed.
20:37:42 INFO  : 'after 3000' command is executed.
20:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:45 INFO  : Context for 'APU' is selected.
20:37:46 INFO  : 'ps7_init' command is executed.
20:37:46 INFO  : 'ps7_post_config' command is executed.
20:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:48 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
----------------End of Script----------------

20:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:08 INFO  : 'jtag frequency' command is executed.
20:38:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:08 INFO  : Context for 'APU' is selected.
20:38:08 ERROR : AP transaction error, DAP status f0000021
20:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:52 INFO  : 'jtag frequency' command is executed.
20:38:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:53 INFO  : Context for 'APU' is selected.
20:38:53 INFO  : System reset is completed.
20:38:56 INFO  : 'after 3000' command is executed.
20:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:39:00 INFO  : Context for 'APU' is selected.
20:39:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:00 INFO  : Context for 'APU' is selected.
20:39:01 INFO  : 'ps7_init' command is executed.
20:39:01 INFO  : 'ps7_post_config' command is executed.
20:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:03 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
----------------End of Script----------------

20:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:05 INFO  : 'jtag frequency' command is executed.
20:40:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:05 INFO  : Context for 'APU' is selected.
20:40:06 INFO  : System reset is completed.
20:40:09 INFO  : 'after 3000' command is executed.
20:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:40:11 INFO  : Context for 'APU' is selected.
20:40:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:11 INFO  : Context for 'APU' is selected.
20:40:13 INFO  : 'ps7_init' command is executed.
20:40:13 INFO  : 'ps7_post_config' command is executed.
20:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:15 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
----------------End of Script----------------

21:39:54 INFO  : Registering command handlers for SDK TCF services
21:39:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
21:40:01 INFO  : XSCT server has started successfully.
21:40:02 INFO  : Successfully done setting XSCT server connection channel  
21:40:02 INFO  : Successfully done setting SDK workspace  
21:40:02 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:40:02 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:40:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573046821995,  Project:1572774498172
21:40:09 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:40:09 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
21:40:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:40:35 INFO  : 
21:40:36 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
21:40:36 INFO  : Clearing existing target manager status.
21:40:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:40:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:28 INFO  : 'jtag frequency' command is executed.
21:43:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:29 INFO  : Context for 'APU' is selected.
21:43:29 INFO  : System reset is completed.
21:43:32 INFO  : 'after 3000' command is executed.
21:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:43:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:43:35 INFO  : Context for 'APU' is selected.
21:43:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:35 INFO  : Context for 'APU' is selected.
21:43:36 INFO  : 'ps7_init' command is executed.
21:43:36 INFO  : 'ps7_post_config' command is executed.
21:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:36 INFO  : Memory regions updated for context APU
21:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:37 INFO  : 'con' command is executed.
21:43:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:43:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:44:09 INFO  : Disconnected from the channel tcfchan#1.
11:43:05 INFO  : Registering command handlers for SDK TCF services
11:43:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
11:43:15 INFO  : XSCT server has started successfully.
11:43:25 INFO  : Successfully done setting XSCT server connection channel  
11:43:25 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
11:43:25 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:43:40 INFO  : Successfully done setting SDK workspace  
12:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:44 INFO  : 'jtag frequency' command is executed.
12:00:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:44 INFO  : Context for 'APU' is selected.
12:00:45 INFO  : System reset is completed.
12:00:48 INFO  : 'after 3000' command is executed.
12:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:00:52 INFO  : Context for 'APU' is selected.
12:00:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:00:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:52 INFO  : Context for 'APU' is selected.
12:00:53 INFO  : 'ps7_init' command is executed.
12:00:53 INFO  : 'ps7_post_config' command is executed.
12:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:54 INFO  : Memory regions updated for context APU
12:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:54 INFO  : 'con' command is executed.
12:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:01:23 INFO  : Disconnected from the channel tcfchan#1.
12:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:25 INFO  : 'jtag frequency' command is executed.
12:01:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:25 INFO  : Context for 'APU' is selected.
12:01:25 INFO  : System reset is completed.
12:01:28 INFO  : 'after 3000' command is executed.
12:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:01:31 INFO  : Context for 'APU' is selected.
12:01:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:34 INFO  : Context for 'APU' is selected.
12:01:35 INFO  : 'ps7_init' command is executed.
12:01:35 INFO  : 'ps7_post_config' command is executed.
12:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:35 INFO  : Memory regions updated for context APU
12:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:36 INFO  : 'con' command is executed.
12:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:03:29 INFO  : Disconnected from the channel tcfchan#2.
12:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:31 INFO  : 'jtag frequency' command is executed.
12:03:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:31 INFO  : Context for 'APU' is selected.
12:03:31 INFO  : System reset is completed.
12:03:34 INFO  : 'after 3000' command is executed.
12:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:03:37 INFO  : Context for 'APU' is selected.
12:03:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:40 INFO  : Context for 'APU' is selected.
12:03:41 INFO  : 'ps7_init' command is executed.
12:03:41 INFO  : 'ps7_post_config' command is executed.
12:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:41 INFO  : Memory regions updated for context APU
12:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:42 INFO  : 'con' command is executed.
12:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:42 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:04:08 INFO  : Disconnected from the channel tcfchan#3.
12:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:09 INFO  : 'jtag frequency' command is executed.
12:04:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:10 INFO  : Context for 'APU' is selected.
12:04:10 INFO  : System reset is completed.
12:04:13 INFO  : 'after 3000' command is executed.
12:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:04:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:04:15 INFO  : Context for 'APU' is selected.
12:04:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:19 INFO  : Context for 'APU' is selected.
12:04:20 INFO  : 'ps7_init' command is executed.
12:04:20 INFO  : 'ps7_post_config' command is executed.
12:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:20 INFO  : Memory regions updated for context APU
12:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:20 INFO  : 'con' command is executed.
12:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:04:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:04:54 INFO  : Disconnected from the channel tcfchan#4.
12:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:04:55 INFO  : 'jtag frequency' command is executed.
12:04:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:55 INFO  : Context for 'APU' is selected.
12:04:55 INFO  : System reset is completed.
12:04:58 INFO  : 'after 3000' command is executed.
12:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:05:01 INFO  : Context for 'APU' is selected.
12:05:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:04 INFO  : Context for 'APU' is selected.
12:05:04 INFO  : 'ps7_init' command is executed.
12:05:04 INFO  : 'ps7_post_config' command is executed.
12:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:05 INFO  : Memory regions updated for context APU
12:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:05 INFO  : 'con' command is executed.
12:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:05:39 INFO  : Disconnected from the channel tcfchan#5.
12:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:41 INFO  : 'jtag frequency' command is executed.
12:05:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:41 INFO  : Context for 'APU' is selected.
12:05:41 INFO  : System reset is completed.
12:05:44 INFO  : 'after 3000' command is executed.
12:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:05:46 INFO  : Context for 'APU' is selected.
12:05:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:49 INFO  : Context for 'APU' is selected.
12:05:50 INFO  : 'ps7_init' command is executed.
12:05:50 INFO  : 'ps7_post_config' command is executed.
12:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:51 INFO  : Memory regions updated for context APU
12:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:51 INFO  : 'con' command is executed.
12:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:07:09 INFO  : Disconnected from the channel tcfchan#6.
12:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:10 INFO  : 'jtag frequency' command is executed.
12:07:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:10 INFO  : Context for 'APU' is selected.
12:07:10 INFO  : System reset is completed.
12:07:14 INFO  : 'after 3000' command is executed.
12:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:07:16 INFO  : Context for 'APU' is selected.
12:07:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:21 INFO  : Context for 'APU' is selected.
12:07:22 INFO  : 'ps7_init' command is executed.
12:07:22 INFO  : 'ps7_post_config' command is executed.
12:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:23 INFO  : Memory regions updated for context APU
12:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:23 INFO  : 'con' command is executed.
12:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:07:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:23 INFO  : 'jtag frequency' command is executed.
12:07:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:23 INFO  : Context for 'APU' is selected.
12:07:23 INFO  : System reset is completed.
12:07:26 INFO  : 'after 3000' command is executed.
12:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:07:29 INFO  : Context for 'APU' is selected.
12:07:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:29 INFO  : Context for 'APU' is selected.
12:07:29 INFO  : 'ps7_init' command is executed.
12:07:29 INFO  : 'ps7_post_config' command is executed.
12:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:30 INFO  : Memory regions updated for context APU
12:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:30 INFO  : 'con' command is executed.
12:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:07:59 INFO  : Disconnected from the channel tcfchan#7.
12:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:00 INFO  : 'jtag frequency' command is executed.
12:08:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:00 INFO  : Context for 'APU' is selected.
12:08:00 INFO  : System reset is completed.
12:08:03 INFO  : 'after 3000' command is executed.
12:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:08:06 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:10 INFO  : Context for 'APU' is selected.
12:08:11 INFO  : 'ps7_init' command is executed.
12:08:11 INFO  : 'ps7_post_config' command is executed.
12:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:11 INFO  : Memory regions updated for context APU
12:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:11 INFO  : 'con' command is executed.
12:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:08:46 INFO  : Disconnected from the channel tcfchan#8.
12:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:48 INFO  : 'jtag frequency' command is executed.
12:08:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:48 INFO  : Context for 'APU' is selected.
12:08:48 INFO  : System reset is completed.
12:08:51 INFO  : 'after 3000' command is executed.
12:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:08:53 INFO  : Context for 'APU' is selected.
12:08:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:57 INFO  : Context for 'APU' is selected.
12:08:57 INFO  : 'ps7_init' command is executed.
12:08:57 INFO  : 'ps7_post_config' command is executed.
12:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:58 INFO  : Memory regions updated for context APU
12:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:58 INFO  : 'con' command is executed.
12:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:28:48 INFO  : Disconnected from the channel tcfchan#9.
12:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:49 INFO  : 'jtag frequency' command is executed.
12:28:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:49 INFO  : Context for 'APU' is selected.
12:28:49 INFO  : System reset is completed.
12:28:52 INFO  : 'after 3000' command is executed.
12:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:28:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:28:55 INFO  : Context for 'APU' is selected.
12:28:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:58 INFO  : Context for 'APU' is selected.
12:28:58 INFO  : 'ps7_init' command is executed.
12:28:58 INFO  : 'ps7_post_config' command is executed.
12:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:59 INFO  : Memory regions updated for context APU
12:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:59 INFO  : 'con' command is executed.
12:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:31:49 INFO  : Disconnected from the channel tcfchan#10.
12:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:31:50 INFO  : 'jtag frequency' command is executed.
12:31:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:50 INFO  : Context for 'APU' is selected.
12:31:50 INFO  : System reset is completed.
12:31:53 INFO  : 'after 3000' command is executed.
12:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:31:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:31:56 INFO  : Context for 'APU' is selected.
12:31:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:59 INFO  : Context for 'APU' is selected.
12:32:00 INFO  : 'ps7_init' command is executed.
12:32:00 INFO  : 'ps7_post_config' command is executed.
12:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:00 INFO  : Memory regions updated for context APU
12:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:00 INFO  : 'con' command is executed.
12:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:39:11 INFO  : Disconnected from the channel tcfchan#11.
12:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:13 INFO  : 'jtag frequency' command is executed.
12:39:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:13 INFO  : Context for 'APU' is selected.
12:39:13 INFO  : System reset is completed.
12:39:16 INFO  : 'after 3000' command is executed.
12:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:39:18 INFO  : Context for 'APU' is selected.
12:39:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:21 INFO  : Context for 'APU' is selected.
12:39:22 INFO  : 'ps7_init' command is executed.
12:39:22 INFO  : 'ps7_post_config' command is executed.
12:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:23 INFO  : Memory regions updated for context APU
12:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:23 INFO  : 'con' command is executed.
12:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:54:10 INFO  : Disconnected from the channel tcfchan#12.
12:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:54 INFO  : 'jtag frequency' command is executed.
13:01:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:54 INFO  : Context for 'APU' is selected.
13:01:54 INFO  : System reset is completed.
13:01:57 INFO  : 'after 3000' command is executed.
13:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:02:00 INFO  : Context for 'APU' is selected.
13:02:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:05 INFO  : Context for 'APU' is selected.
13:02:06 INFO  : 'ps7_init' command is executed.
13:02:06 INFO  : 'ps7_post_config' command is executed.
13:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:07 INFO  : Memory regions updated for context APU
13:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:07 INFO  : 'con' command is executed.
13:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:02:44 INFO  : Disconnected from the channel tcfchan#13.
13:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:45 INFO  : 'jtag frequency' command is executed.
13:02:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:45 INFO  : Context for 'APU' is selected.
13:02:46 INFO  : System reset is completed.
13:02:49 INFO  : 'after 3000' command is executed.
13:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:02:51 INFO  : Context for 'APU' is selected.
13:02:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:02:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:55 INFO  : Context for 'APU' is selected.
13:02:55 INFO  : 'ps7_init' command is executed.
13:02:55 INFO  : 'ps7_post_config' command is executed.
13:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:56 INFO  : Memory regions updated for context APU
13:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:56 INFO  : 'con' command is executed.
13:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:03:54 INFO  : Disconnected from the channel tcfchan#14.
13:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:55 INFO  : 'jtag frequency' command is executed.
13:03:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:55 INFO  : Context for 'APU' is selected.
13:03:55 INFO  : System reset is completed.
13:03:58 INFO  : 'after 3000' command is executed.
13:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:04:01 INFO  : Context for 'APU' is selected.
13:04:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:04 INFO  : Context for 'APU' is selected.
13:04:05 INFO  : 'ps7_init' command is executed.
13:04:05 INFO  : 'ps7_post_config' command is executed.
13:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:05 INFO  : Memory regions updated for context APU
13:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:05 INFO  : 'con' command is executed.
13:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:04:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:05:35 INFO  : Disconnected from the channel tcfchan#15.
13:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:37 INFO  : 'jtag frequency' command is executed.
13:05:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:37 INFO  : Context for 'APU' is selected.
13:05:37 INFO  : System reset is completed.
13:05:40 INFO  : 'after 3000' command is executed.
13:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:05:43 INFO  : Context for 'APU' is selected.
13:05:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:46 INFO  : Context for 'APU' is selected.
13:05:46 INFO  : 'ps7_init' command is executed.
13:05:46 INFO  : 'ps7_post_config' command is executed.
13:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:47 INFO  : Memory regions updated for context APU
13:05:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:47 INFO  : 'con' command is executed.
13:05:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:05:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:06:39 INFO  : Disconnected from the channel tcfchan#16.
13:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:40 INFO  : 'jtag frequency' command is executed.
13:06:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:40 INFO  : Context for 'APU' is selected.
13:06:41 INFO  : System reset is completed.
13:06:44 INFO  : 'after 3000' command is executed.
13:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:06:46 INFO  : Context for 'APU' is selected.
13:06:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:49 INFO  : Context for 'APU' is selected.
13:06:50 INFO  : 'ps7_init' command is executed.
13:06:50 INFO  : 'ps7_post_config' command is executed.
13:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:50 INFO  : Memory regions updated for context APU
13:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:50 INFO  : 'con' command is executed.
13:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:06:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:10:41 INFO  : Disconnected from the channel tcfchan#17.
13:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:43 INFO  : 'jtag frequency' command is executed.
13:10:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:43 INFO  : Context for 'APU' is selected.
13:10:43 INFO  : System reset is completed.
13:10:46 INFO  : 'after 3000' command is executed.
13:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:10:48 INFO  : Context for 'APU' is selected.
13:10:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:52 INFO  : Context for 'APU' is selected.
13:10:52 INFO  : 'ps7_init' command is executed.
13:10:52 INFO  : 'ps7_post_config' command is executed.
13:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:53 INFO  : 'jtag frequency' command is executed.
13:10:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:53 INFO  : Memory regions updated for context APU
13:10:53 INFO  : Context for 'APU' is selected.
13:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:53 INFO  : System reset is completed.
13:10:53 INFO  : 'con' command is executed.
13:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:10:56 INFO  : 'after 3000' command is executed.
13:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:10:59 INFO  : Context for 'APU' is selected.
13:10:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:59 INFO  : Context for 'APU' is selected.
13:10:59 INFO  : 'ps7_init' command is executed.
13:10:59 INFO  : 'ps7_post_config' command is executed.
13:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:00 INFO  : Memory regions updated for context APU
13:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:00 INFO  : 'con' command is executed.
13:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:11:28 INFO  : Disconnected from the channel tcfchan#18.
13:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:29 INFO  : 'jtag frequency' command is executed.
13:11:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:29 INFO  : Context for 'APU' is selected.
13:11:29 INFO  : System reset is completed.
13:11:32 INFO  : 'after 3000' command is executed.
13:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:11:35 INFO  : Context for 'APU' is selected.
13:11:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:39 INFO  : Context for 'APU' is selected.
13:11:39 INFO  : 'ps7_init' command is executed.
13:11:39 INFO  : 'ps7_post_config' command is executed.
13:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:40 INFO  : Memory regions updated for context APU
13:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:40 INFO  : 'con' command is executed.
13:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:12:36 INFO  : Disconnected from the channel tcfchan#19.
13:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:01 INFO  : 'jtag frequency' command is executed.
13:13:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:01 INFO  : Context for 'APU' is selected.
13:13:01 INFO  : System reset is completed.
13:13:04 INFO  : 'after 3000' command is executed.
13:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:13:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:13:06 INFO  : Context for 'APU' is selected.
13:13:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:09 INFO  : Context for 'APU' is selected.
13:13:10 INFO  : 'ps7_init' command is executed.
13:13:10 INFO  : 'ps7_post_config' command is executed.
13:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:11 INFO  : Memory regions updated for context APU
13:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:11 INFO  : 'con' command is executed.
13:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:13:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:13:42 INFO  : Disconnected from the channel tcfchan#20.
13:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:44 INFO  : 'jtag frequency' command is executed.
13:13:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:44 INFO  : Context for 'APU' is selected.
13:13:44 INFO  : System reset is completed.
13:13:47 INFO  : 'after 3000' command is executed.
13:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:13:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:13:50 INFO  : Context for 'APU' is selected.
13:13:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:53 INFO  : Context for 'APU' is selected.
13:13:54 INFO  : 'ps7_init' command is executed.
13:13:54 INFO  : 'ps7_post_config' command is executed.
13:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:54 INFO  : Memory regions updated for context APU
13:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:55 INFO  : 'con' command is executed.
13:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:13:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:15:32 INFO  : Disconnected from the channel tcfchan#21.
13:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:34 INFO  : 'jtag frequency' command is executed.
13:15:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:34 INFO  : Context for 'APU' is selected.
13:15:34 INFO  : System reset is completed.
13:15:37 INFO  : 'after 3000' command is executed.
13:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:15:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:15:39 INFO  : Context for 'APU' is selected.
13:15:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:43 INFO  : Context for 'APU' is selected.
13:15:44 INFO  : 'ps7_init' command is executed.
13:15:44 INFO  : 'ps7_post_config' command is executed.
13:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:44 INFO  : Memory regions updated for context APU
13:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:44 INFO  : 'con' command is executed.
13:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:15:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:16:58 INFO  : Disconnected from the channel tcfchan#22.
13:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:59 INFO  : 'jtag frequency' command is executed.
13:16:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:59 INFO  : Context for 'APU' is selected.
13:16:59 INFO  : System reset is completed.
13:17:02 INFO  : 'after 3000' command is executed.
13:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:17:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:17:05 INFO  : Context for 'APU' is selected.
13:17:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:08 INFO  : Context for 'APU' is selected.
13:17:09 INFO  : 'ps7_init' command is executed.
13:17:09 INFO  : 'ps7_post_config' command is executed.
13:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:09 INFO  : Memory regions updated for context APU
13:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:10 INFO  : 'con' command is executed.
13:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:17:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:22:31 INFO  : Disconnected from the channel tcfchan#23.
13:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:33 INFO  : 'jtag frequency' command is executed.
13:22:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:33 INFO  : Context for 'APU' is selected.
13:22:33 INFO  : System reset is completed.
13:22:36 INFO  : 'after 3000' command is executed.
13:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:22:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:22:38 INFO  : Context for 'APU' is selected.
13:22:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:42 INFO  : Context for 'APU' is selected.
13:22:43 INFO  : 'ps7_init' command is executed.
13:22:43 INFO  : 'ps7_post_config' command is executed.
13:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:43 INFO  : Memory regions updated for context APU
13:22:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:43 INFO  : 'con' command is executed.
13:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:22:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:24:20 INFO  : Disconnected from the channel tcfchan#24.
13:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:21 INFO  : 'jtag frequency' command is executed.
13:24:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:22 INFO  : Context for 'APU' is selected.
13:24:22 INFO  : System reset is completed.
13:24:25 INFO  : 'after 3000' command is executed.
13:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:24:27 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:24:27 INFO  : Context for 'APU' is selected.
13:24:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:30 INFO  : Context for 'APU' is selected.
13:24:31 INFO  : 'ps7_init' command is executed.
13:24:31 INFO  : 'ps7_post_config' command is executed.
13:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:32 INFO  : Memory regions updated for context APU
13:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:32 INFO  : 'con' command is executed.
13:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:24:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:24:48 INFO  : Disconnected from the channel tcfchan#25.
13:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:49 INFO  : 'jtag frequency' command is executed.
13:24:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : System reset is completed.
13:24:52 INFO  : 'after 3000' command is executed.
13:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:24:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:24:55 INFO  : Context for 'APU' is selected.
13:24:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:58 INFO  : Context for 'APU' is selected.
13:24:58 INFO  : 'ps7_init' command is executed.
13:24:58 INFO  : 'ps7_post_config' command is executed.
13:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:59 INFO  : Memory regions updated for context APU
13:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:59 INFO  : 'con' command is executed.
13:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:24:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:30:28 INFO  : Disconnected from the channel tcfchan#26.
13:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:29 INFO  : 'jtag frequency' command is executed.
13:30:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:29 INFO  : Context for 'APU' is selected.
13:30:29 INFO  : System reset is completed.
13:30:32 INFO  : 'after 3000' command is executed.
13:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:30:35 INFO  : Context for 'APU' is selected.
13:30:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:38 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : 'ps7_init' command is executed.
13:30:39 INFO  : 'ps7_post_config' command is executed.
13:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:39 INFO  : Memory regions updated for context APU
13:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:39 INFO  : 'con' command is executed.
13:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:30:58 INFO  : Disconnected from the channel tcfchan#27.
13:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:00 INFO  : 'jtag frequency' command is executed.
13:31:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:00 INFO  : Context for 'APU' is selected.
13:31:00 INFO  : System reset is completed.
13:31:03 INFO  : 'after 3000' command is executed.
13:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:31:05 INFO  : Context for 'APU' is selected.
13:31:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:31:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:09 INFO  : Context for 'APU' is selected.
13:31:09 INFO  : 'ps7_init' command is executed.
13:31:09 INFO  : 'ps7_post_config' command is executed.
13:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:10 INFO  : Memory regions updated for context APU
13:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:10 INFO  : 'con' command is executed.
13:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:31:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:32:09 INFO  : Disconnected from the channel tcfchan#28.
13:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:10 INFO  : 'jtag frequency' command is executed.
13:32:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:10 INFO  : Context for 'APU' is selected.
13:32:10 INFO  : System reset is completed.
13:32:13 INFO  : 'after 3000' command is executed.
13:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:32:16 INFO  : Context for 'APU' is selected.
13:32:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:19 INFO  : Context for 'APU' is selected.
13:32:19 INFO  : 'ps7_init' command is executed.
13:32:19 INFO  : 'ps7_post_config' command is executed.
13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:20 INFO  : Memory regions updated for context APU
13:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:20 INFO  : 'con' command is executed.
13:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:32:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:40:25 INFO  : Disconnected from the channel tcfchan#29.
13:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:26 INFO  : 'jtag frequency' command is executed.
13:40:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:26 INFO  : Context for 'APU' is selected.
13:40:26 INFO  : System reset is completed.
13:40:29 INFO  : 'after 3000' command is executed.
13:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:40:32 INFO  : Context for 'APU' is selected.
13:40:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:36 INFO  : Context for 'APU' is selected.
13:40:36 INFO  : 'ps7_init' command is executed.
13:40:36 INFO  : 'ps7_post_config' command is executed.
13:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:37 INFO  : Memory regions updated for context APU
13:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:37 INFO  : 'con' command is executed.
13:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:41:53 INFO  : Disconnected from the channel tcfchan#30.
13:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:55 INFO  : 'jtag frequency' command is executed.
13:41:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:55 INFO  : Context for 'APU' is selected.
13:41:55 INFO  : System reset is completed.
13:41:58 INFO  : 'after 3000' command is executed.
13:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:42:01 INFO  : Context for 'APU' is selected.
13:42:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:04 INFO  : Context for 'APU' is selected.
13:42:05 INFO  : 'ps7_init' command is executed.
13:42:05 INFO  : 'ps7_post_config' command is executed.
13:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:05 INFO  : Memory regions updated for context APU
13:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:05 INFO  : 'con' command is executed.
13:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:45:19 INFO  : Disconnected from the channel tcfchan#31.
13:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:20 INFO  : 'jtag frequency' command is executed.
13:45:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:20 INFO  : Context for 'APU' is selected.
13:45:20 INFO  : System reset is completed.
13:45:23 INFO  : 'after 3000' command is executed.
13:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:45:26 INFO  : Context for 'APU' is selected.
13:45:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:30 INFO  : Context for 'APU' is selected.
13:45:30 INFO  : 'ps7_init' command is executed.
13:45:30 INFO  : 'ps7_post_config' command is executed.
13:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:31 INFO  : Memory regions updated for context APU
13:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:31 INFO  : 'con' command is executed.
13:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:47:24 INFO  : Disconnected from the channel tcfchan#32.
13:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:26 INFO  : 'jtag frequency' command is executed.
13:47:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:26 INFO  : Context for 'APU' is selected.
13:47:26 INFO  : System reset is completed.
13:47:29 INFO  : 'after 3000' command is executed.
13:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:47:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:47:31 INFO  : Context for 'APU' is selected.
13:47:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:47:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:34 INFO  : Context for 'APU' is selected.
13:47:35 INFO  : 'ps7_init' command is executed.
13:47:35 INFO  : 'ps7_post_config' command is executed.
13:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:36 INFO  : Memory regions updated for context APU
13:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:36 INFO  : 'con' command is executed.
13:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:47:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:53:42 INFO  : Disconnected from the channel tcfchan#33.
13:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:43 INFO  : 'jtag frequency' command is executed.
13:53:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:43 INFO  : Context for 'APU' is selected.
13:53:43 INFO  : System reset is completed.
13:53:46 INFO  : 'after 3000' command is executed.
13:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:53:49 INFO  : Context for 'APU' is selected.
13:53:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:52 INFO  : Context for 'APU' is selected.
13:53:53 INFO  : 'ps7_init' command is executed.
13:53:53 INFO  : 'ps7_post_config' command is executed.
13:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:53 INFO  : Memory regions updated for context APU
13:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:54 INFO  : 'con' command is executed.
13:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:54:12 INFO  : Disconnected from the channel tcfchan#34.
13:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:54:13 INFO  : 'jtag frequency' command is executed.
13:54:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:13 INFO  : Context for 'APU' is selected.
13:54:13 INFO  : System reset is completed.
13:54:16 INFO  : 'after 3000' command is executed.
13:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:54:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:54:19 INFO  : Context for 'APU' is selected.
13:54:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:22 INFO  : Context for 'APU' is selected.
13:54:23 INFO  : 'ps7_init' command is executed.
13:54:23 INFO  : 'ps7_post_config' command is executed.
13:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:23 INFO  : Memory regions updated for context APU
13:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:23 INFO  : 'con' command is executed.
13:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:54:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:56:01 INFO  : Disconnected from the channel tcfchan#35.
13:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:03 INFO  : 'jtag frequency' command is executed.
13:56:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:03 INFO  : Context for 'APU' is selected.
13:56:03 INFO  : System reset is completed.
13:56:06 INFO  : 'after 3000' command is executed.
13:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:56:08 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:12 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : 'ps7_init' command is executed.
13:56:12 INFO  : 'ps7_post_config' command is executed.
13:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:13 INFO  : Memory regions updated for context APU
13:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : 'con' command is executed.
13:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:58:05 INFO  : Disconnected from the channel tcfchan#36.
13:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:06 INFO  : 'jtag frequency' command is executed.
13:58:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:06 INFO  : Context for 'APU' is selected.
13:58:06 INFO  : System reset is completed.
13:58:09 INFO  : 'after 3000' command is executed.
13:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:58:12 INFO  : Context for 'APU' is selected.
13:58:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:15 INFO  : Context for 'APU' is selected.
13:58:16 INFO  : 'ps7_init' command is executed.
13:58:16 INFO  : 'ps7_post_config' command is executed.
13:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:17 INFO  : Memory regions updated for context APU
13:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:17 INFO  : 'con' command is executed.
13:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:18:12 INFO  : Disconnected from the channel tcfchan#37.
14:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:14 INFO  : 'jtag frequency' command is executed.
14:18:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:14 INFO  : Context for 'APU' is selected.
14:18:14 INFO  : System reset is completed.
14:18:17 INFO  : 'after 3000' command is executed.
14:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:18:20 INFO  : Context for 'APU' is selected.
14:18:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:23 INFO  : Context for 'APU' is selected.
14:18:23 INFO  : 'ps7_init' command is executed.
14:18:23 INFO  : 'ps7_post_config' command is executed.
14:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:24 INFO  : Memory regions updated for context APU
14:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:24 INFO  : 'con' command is executed.
14:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:18:40 INFO  : Disconnected from the channel tcfchan#38.
14:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:41 INFO  : 'jtag frequency' command is executed.
14:18:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:41 INFO  : Context for 'APU' is selected.
14:18:41 INFO  : System reset is completed.
14:18:44 INFO  : 'after 3000' command is executed.
14:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:18:47 INFO  : Context for 'APU' is selected.
14:18:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:50 INFO  : Context for 'APU' is selected.
14:18:51 INFO  : 'ps7_init' command is executed.
14:18:51 INFO  : 'ps7_post_config' command is executed.
14:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:51 INFO  : Memory regions updated for context APU
14:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:51 INFO  : 'con' command is executed.
14:18:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:19:38 INFO  : Disconnected from the channel tcfchan#39.
14:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:39 INFO  : 'jtag frequency' command is executed.
14:19:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:39 INFO  : Context for 'APU' is selected.
14:19:39 INFO  : System reset is completed.
14:19:42 INFO  : 'after 3000' command is executed.
14:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:19:45 INFO  : Context for 'APU' is selected.
14:19:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:48 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : 'ps7_init' command is executed.
14:19:49 INFO  : 'ps7_post_config' command is executed.
14:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:49 INFO  : Memory regions updated for context APU
14:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:49 INFO  : 'con' command is executed.
14:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:21:01 INFO  : Disconnected from the channel tcfchan#40.
14:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:03 INFO  : 'jtag frequency' command is executed.
14:21:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:03 INFO  : Context for 'APU' is selected.
14:21:03 INFO  : System reset is completed.
14:21:06 INFO  : 'after 3000' command is executed.
14:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:21:08 INFO  : Context for 'APU' is selected.
14:21:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:12 INFO  : Context for 'APU' is selected.
14:21:12 INFO  : 'ps7_init' command is executed.
14:21:12 INFO  : 'ps7_post_config' command is executed.
14:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:13 INFO  : Memory regions updated for context APU
14:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:13 INFO  : 'con' command is executed.
14:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:22:49 INFO  : Disconnected from the channel tcfchan#41.
14:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:50 INFO  : 'jtag frequency' command is executed.
14:22:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:50 INFO  : Context for 'APU' is selected.
14:22:50 INFO  : System reset is completed.
14:22:53 INFO  : 'after 3000' command is executed.
14:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:22:56 INFO  : Context for 'APU' is selected.
14:23:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:00 INFO  : Context for 'APU' is selected.
14:23:00 INFO  : 'ps7_init' command is executed.
14:23:00 INFO  : 'ps7_post_config' command is executed.
14:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:01 INFO  : Memory regions updated for context APU
14:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:01 INFO  : 'con' command is executed.
14:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:27:06 INFO  : Disconnected from the channel tcfchan#42.
14:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:08 INFO  : 'jtag frequency' command is executed.
14:27:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:08 INFO  : Context for 'APU' is selected.
14:27:08 INFO  : System reset is completed.
14:27:11 INFO  : 'after 3000' command is executed.
14:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:27:13 INFO  : Context for 'APU' is selected.
14:27:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:27:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:17 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : 'ps7_init' command is executed.
14:27:18 INFO  : 'ps7_post_config' command is executed.
14:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:18 INFO  : Memory regions updated for context APU
14:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:18 INFO  : 'con' command is executed.
14:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:27:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:27:47 INFO  : Disconnected from the channel tcfchan#43.
14:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:48 INFO  : 'jtag frequency' command is executed.
14:27:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:48 INFO  : Context for 'APU' is selected.
14:27:48 INFO  : System reset is completed.
14:27:51 INFO  : 'after 3000' command is executed.
14:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:27:54 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:57 INFO  : Context for 'APU' is selected.
14:27:58 INFO  : 'ps7_init' command is executed.
14:27:58 INFO  : 'ps7_post_config' command is executed.
14:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:58 INFO  : Memory regions updated for context APU
14:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:59 INFO  : 'con' command is executed.
14:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:27:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:32:42 INFO  : Disconnected from the channel tcfchan#44.
14:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:43 INFO  : 'jtag frequency' command is executed.
14:32:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:43 INFO  : Context for 'APU' is selected.
14:32:43 INFO  : System reset is completed.
14:32:46 INFO  : 'after 3000' command is executed.
14:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:32:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:32:49 INFO  : Context for 'APU' is selected.
14:32:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:52 INFO  : Context for 'APU' is selected.
14:32:52 INFO  : 'ps7_init' command is executed.
14:32:52 INFO  : 'ps7_post_config' command is executed.
14:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:53 INFO  : Memory regions updated for context APU
14:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:53 INFO  : 'con' command is executed.
14:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:32:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:37:22 INFO  : Disconnected from the channel tcfchan#45.
14:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:25 INFO  : 'jtag frequency' command is executed.
14:37:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:26 INFO  : Context for 'APU' is selected.
14:37:26 INFO  : System reset is completed.
14:37:29 INFO  : 'after 3000' command is executed.
14:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:37:31 INFO  : Context for 'APU' is selected.
14:37:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:35 INFO  : Context for 'APU' is selected.
14:37:36 INFO  : 'ps7_init' command is executed.
14:37:36 INFO  : 'ps7_post_config' command is executed.
14:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:36 INFO  : Memory regions updated for context APU
14:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:36 INFO  : 'con' command is executed.
14:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:41:13 INFO  : Disconnected from the channel tcfchan#46.
14:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:14 INFO  : 'jtag frequency' command is executed.
14:41:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:14 INFO  : Context for 'APU' is selected.
14:41:14 INFO  : System reset is completed.
14:41:17 INFO  : 'after 3000' command is executed.
14:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:41:20 INFO  : Context for 'APU' is selected.
14:41:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:23 INFO  : Context for 'APU' is selected.
14:41:23 INFO  : 'ps7_init' command is executed.
14:41:24 INFO  : 'ps7_post_config' command is executed.
14:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:24 INFO  : Memory regions updated for context APU
14:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:24 INFO  : 'con' command is executed.
14:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:41:53 INFO  : Disconnected from the channel tcfchan#47.
14:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:54 INFO  : 'jtag frequency' command is executed.
14:41:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : System reset is completed.
14:41:57 INFO  : 'after 3000' command is executed.
14:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:42:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:42:00 INFO  : Context for 'APU' is selected.
14:42:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:03 INFO  : Context for 'APU' is selected.
14:42:04 INFO  : 'ps7_init' command is executed.
14:42:04 INFO  : 'ps7_post_config' command is executed.
14:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:05 INFO  : Memory regions updated for context APU
14:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:05 INFO  : 'con' command is executed.
14:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:03 INFO  : 'fpga -state' command is executed.
14:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:07 INFO  : 'jtag frequency' command is executed.
14:44:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:07 INFO  : Context for 'APU' is selected.
14:44:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:07 INFO  : Context for 'APU' is selected.
14:44:07 INFO  : 'stop' command is executed.
14:44:08 INFO  : 'ps7_init' command is executed.
14:44:08 INFO  : 'ps7_post_config' command is executed.
14:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:09 INFO  : 'con' command is executed.
14:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:09 INFO  : Disconnected from the channel tcfchan#48.
14:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:41 INFO  : 'fpga -state' command is executed.
14:44:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:43 INFO  : 'jtag frequency' command is executed.
14:44:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:43 INFO  : Context for 'APU' is selected.
14:44:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:47 INFO  : Context for 'APU' is selected.
14:44:47 INFO  : 'stop' command is executed.
14:44:49 ERROR : Memory write error at 0xF8000104. AP transaction timeout
14:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:11 WARN  : channel "tcfchan#48" closed
14:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:45:12 INFO  : 'jtag frequency' command is executed.
14:45:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:12 INFO  : Context for 'APU' is selected.
14:45:12 INFO  : System reset is completed.
14:45:15 INFO  : 'after 3000' command is executed.
14:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:45:18 INFO  : Context for 'APU' is selected.
14:45:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:18 INFO  : Context for 'APU' is selected.
14:45:19 INFO  : 'ps7_init' command is executed.
14:45:19 INFO  : 'ps7_post_config' command is executed.
14:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:19 INFO  : Memory regions updated for context APU
14:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:19 INFO  : 'con' command is executed.
14:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:47:51 INFO  : Disconnected from the channel tcfchan#49.
14:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:53 INFO  : 'jtag frequency' command is executed.
14:47:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:53 INFO  : Context for 'APU' is selected.
14:47:53 INFO  : System reset is completed.
14:47:56 INFO  : 'after 3000' command is executed.
14:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:47:59 INFO  : Context for 'APU' is selected.
14:48:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:02 INFO  : Context for 'APU' is selected.
14:48:02 INFO  : 'ps7_init' command is executed.
14:48:03 INFO  : 'ps7_post_config' command is executed.
14:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:03 INFO  : Memory regions updated for context APU
14:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:03 INFO  : 'con' command is executed.
14:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:48:36 INFO  : Disconnected from the channel tcfchan#50.
14:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:38 INFO  : 'jtag frequency' command is executed.
14:48:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:38 INFO  : Context for 'APU' is selected.
14:48:38 INFO  : System reset is completed.
14:48:41 INFO  : 'after 3000' command is executed.
14:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:48:43 INFO  : Context for 'APU' is selected.
14:48:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:47 INFO  : Context for 'APU' is selected.
14:48:47 INFO  : 'ps7_init' command is executed.
14:48:47 INFO  : 'ps7_post_config' command is executed.
14:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:48 INFO  : Memory regions updated for context APU
14:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:48 INFO  : 'con' command is executed.
14:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:49:39 INFO  : Disconnected from the channel tcfchan#51.
14:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:41 INFO  : 'jtag frequency' command is executed.
14:49:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:41 INFO  : Context for 'APU' is selected.
14:49:41 INFO  : System reset is completed.
14:49:44 INFO  : 'after 3000' command is executed.
14:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:49:46 INFO  : Context for 'APU' is selected.
14:49:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:50 INFO  : Context for 'APU' is selected.
14:49:51 INFO  : 'ps7_init' command is executed.
14:49:51 INFO  : 'ps7_post_config' command is executed.
14:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:51 INFO  : Memory regions updated for context APU
14:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:51 INFO  : 'con' command is executed.
14:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:50:51 INFO  : Disconnected from the channel tcfchan#52.
14:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:53 INFO  : 'jtag frequency' command is executed.
14:50:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:53 INFO  : Context for 'APU' is selected.
14:50:53 INFO  : System reset is completed.
14:50:56 INFO  : 'after 3000' command is executed.
14:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:50:59 INFO  : Context for 'APU' is selected.
14:51:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:02 INFO  : Context for 'APU' is selected.
14:51:02 INFO  : 'ps7_init' command is executed.
14:51:02 INFO  : 'ps7_post_config' command is executed.
14:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:03 INFO  : Memory regions updated for context APU
14:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:03 INFO  : 'con' command is executed.
14:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:28 INFO  : 'fpga -state' command is executed.
14:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:28 INFO  : 'jtag frequency' command is executed.
14:54:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:28 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:28 INFO  : Context for 'APU' is selected.
14:54:28 INFO  : 'stop' command is executed.
14:54:30 ERROR : Memory write error at 0xF8000104. AP transaction timeout
14:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:56 INFO  : 'jtag frequency' command is executed.
14:54:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:56 INFO  : Context for 'APU' is selected.
14:54:57 INFO  : System reset is completed.
14:55:00 INFO  : 'after 3000' command is executed.
14:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:55:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:55:02 INFO  : Context for 'APU' is selected.
14:55:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:55:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:02 INFO  : Context for 'APU' is selected.
14:55:03 INFO  : 'ps7_init' command is executed.
14:55:03 INFO  : 'ps7_post_config' command is executed.
14:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:03 INFO  : 'con' command is executed.
14:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:55:03 INFO  : Disconnected from the channel tcfchan#53.
14:56:17 WARN  : channel "tcfchan#53" closed
14:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:18 INFO  : 'jtag frequency' command is executed.
14:56:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:18 INFO  : Context for 'APU' is selected.
14:56:18 INFO  : System reset is completed.
14:56:21 INFO  : 'after 3000' command is executed.
14:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:56:24 INFO  : Context for 'APU' is selected.
14:56:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:24 INFO  : Context for 'APU' is selected.
14:56:25 INFO  : 'ps7_init' command is executed.
14:56:25 INFO  : 'ps7_post_config' command is executed.
14:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:25 INFO  : Memory regions updated for context APU
14:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:25 INFO  : 'con' command is executed.
14:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:57:50 INFO  : Disconnected from the channel tcfchan#54.
14:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:51 INFO  : 'fpga -state' command is executed.
14:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:51 INFO  : 'jtag frequency' command is executed.
14:57:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:51 INFO  : Context for 'APU' is selected.
14:57:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:55 INFO  : Context for 'APU' is selected.
14:57:55 INFO  : 'stop' command is executed.
14:57:56 ERROR : Memory write error at 0xF8000104. AP transaction timeout
14:57:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:09 INFO  : 'jtag frequency' command is executed.
14:58:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:09 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : System reset is completed.
14:58:13 INFO  : 'after 3000' command is executed.
14:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:58:15 INFO  : Context for 'APU' is selected.
14:58:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:15 INFO  : Context for 'APU' is selected.
14:58:16 INFO  : 'ps7_init' command is executed.
14:58:16 INFO  : 'ps7_post_config' command is executed.
14:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:16 INFO  : Memory regions updated for context APU
14:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:17 INFO  : 'con' command is executed.
14:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:58:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:04:11 INFO  : Disconnected from the channel tcfchan#55.
15:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:12 INFO  : 'jtag frequency' command is executed.
15:04:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:12 INFO  : Context for 'APU' is selected.
15:04:12 INFO  : System reset is completed.
15:04:15 INFO  : 'after 3000' command is executed.
15:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:04:18 INFO  : Context for 'APU' is selected.
15:04:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:21 INFO  : Context for 'APU' is selected.
15:04:22 INFO  : 'ps7_init' command is executed.
15:04:22 INFO  : 'ps7_post_config' command is executed.
15:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:23 INFO  : Memory regions updated for context APU
15:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:23 INFO  : 'con' command is executed.
15:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:05:46 INFO  : Disconnected from the channel tcfchan#56.
15:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:48 INFO  : 'jtag frequency' command is executed.
15:05:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:48 INFO  : Context for 'APU' is selected.
15:05:48 INFO  : System reset is completed.
15:05:51 INFO  : 'after 3000' command is executed.
15:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:05:53 INFO  : Context for 'APU' is selected.
15:05:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:57 INFO  : Context for 'APU' is selected.
15:05:58 INFO  : 'ps7_init' command is executed.
15:05:58 INFO  : 'ps7_post_config' command is executed.
15:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:58 INFO  : Memory regions updated for context APU
15:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:58 INFO  : 'con' command is executed.
15:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:06:30 INFO  : Disconnected from the channel tcfchan#57.
15:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:31 INFO  : 'jtag frequency' command is executed.
15:06:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:31 INFO  : Context for 'APU' is selected.
15:06:31 INFO  : System reset is completed.
15:06:34 INFO  : 'after 3000' command is executed.
15:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:06:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:06:37 INFO  : Context for 'APU' is selected.
15:06:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:40 INFO  : Context for 'APU' is selected.
15:06:41 INFO  : 'ps7_init' command is executed.
15:06:41 INFO  : 'ps7_post_config' command is executed.
15:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:41 INFO  : Memory regions updated for context APU
15:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:42 INFO  : 'con' command is executed.
15:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:06:42 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:08:10 INFO  : Disconnected from the channel tcfchan#58.
15:08:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:12 INFO  : 'jtag frequency' command is executed.
15:08:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:12 INFO  : Context for 'APU' is selected.
15:08:12 INFO  : System reset is completed.
15:08:15 INFO  : 'after 3000' command is executed.
15:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:08:17 INFO  : Context for 'APU' is selected.
15:08:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:20 INFO  : Context for 'APU' is selected.
15:08:21 INFO  : 'ps7_init' command is executed.
15:08:21 INFO  : 'ps7_post_config' command is executed.
15:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:22 INFO  : 'jtag frequency' command is executed.
15:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:22 INFO  : Context for 'APU' is selected.
15:08:22 INFO  : Memory regions updated for context APU
15:08:22 INFO  : System reset is completed.
15:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:25 INFO  : 'after 3000' command is executed.
15:08:25 INFO  : 'con' command is executed.
15:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:08:28 INFO  : Context for 'APU' is selected.
15:08:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:28 INFO  : Context for 'APU' is selected.
15:08:29 INFO  : 'ps7_init' command is executed.
15:08:29 INFO  : 'ps7_post_config' command is executed.
15:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:29 INFO  : Memory regions updated for context APU
15:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:29 INFO  : 'con' command is executed.
15:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:08:53 INFO  : Disconnected from the channel tcfchan#59.
15:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:54 INFO  : 'jtag frequency' command is executed.
15:08:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : System reset is completed.
15:08:58 INFO  : 'after 3000' command is executed.
15:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:09:00 INFO  : Context for 'APU' is selected.
15:09:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:04 INFO  : Context for 'APU' is selected.
15:09:04 INFO  : 'ps7_init' command is executed.
15:09:04 INFO  : 'ps7_post_config' command is executed.
15:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:05 INFO  : Memory regions updated for context APU
15:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:05 INFO  : 'con' command is executed.
15:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:09:46 INFO  : Disconnected from the channel tcfchan#60.
15:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:47 INFO  : 'jtag frequency' command is executed.
15:09:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:47 INFO  : Context for 'APU' is selected.
15:09:48 INFO  : System reset is completed.
15:09:51 INFO  : 'after 3000' command is executed.
15:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:09:53 INFO  : Context for 'APU' is selected.
15:09:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:56 INFO  : Context for 'APU' is selected.
15:09:57 INFO  : 'ps7_init' command is executed.
15:09:57 INFO  : 'ps7_post_config' command is executed.
15:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:58 INFO  : Memory regions updated for context APU
15:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:58 INFO  : 'con' command is executed.
15:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:14:02 INFO  : Disconnected from the channel tcfchan#61.
15:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:03 INFO  : 'jtag frequency' command is executed.
15:14:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:04 INFO  : Context for 'APU' is selected.
15:14:04 INFO  : System reset is completed.
15:14:07 INFO  : 'after 3000' command is executed.
15:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:14:09 INFO  : Context for 'APU' is selected.
15:14:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:12 INFO  : Context for 'APU' is selected.
15:14:13 INFO  : 'ps7_init' command is executed.
15:14:13 INFO  : 'ps7_post_config' command is executed.
15:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:14 INFO  : Memory regions updated for context APU
15:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:14 INFO  : 'con' command is executed.
15:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:14:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:15:38 INFO  : Disconnected from the channel tcfchan#62.
15:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:40 INFO  : 'jtag frequency' command is executed.
15:15:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:40 INFO  : Context for 'APU' is selected.
15:15:40 INFO  : System reset is completed.
15:15:43 INFO  : 'after 3000' command is executed.
15:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:15:45 INFO  : Context for 'APU' is selected.
15:15:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:48 INFO  : Context for 'APU' is selected.
15:15:49 INFO  : 'ps7_init' command is executed.
15:15:49 INFO  : 'ps7_post_config' command is executed.
15:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:50 INFO  : Memory regions updated for context APU
15:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:50 INFO  : 'con' command is executed.
15:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:16:23 INFO  : Disconnected from the channel tcfchan#63.
15:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:25 INFO  : 'jtag frequency' command is executed.
15:16:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:25 INFO  : Context for 'APU' is selected.
15:16:25 INFO  : System reset is completed.
15:16:28 INFO  : 'after 3000' command is executed.
15:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:16:30 INFO  : Context for 'APU' is selected.
15:16:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:33 INFO  : Context for 'APU' is selected.
15:16:34 INFO  : 'ps7_init' command is executed.
15:16:34 INFO  : 'ps7_post_config' command is executed.
15:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:35 INFO  : Memory regions updated for context APU
15:16:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:35 INFO  : 'con' command is executed.
15:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:19:50 INFO  : Disconnected from the channel tcfchan#64.
15:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:52 INFO  : 'jtag frequency' command is executed.
15:19:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:52 INFO  : Context for 'APU' is selected.
15:19:52 INFO  : System reset is completed.
15:19:55 INFO  : 'after 3000' command is executed.
15:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:19:57 INFO  : Context for 'APU' is selected.
15:20:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:01 INFO  : Context for 'APU' is selected.
15:20:01 INFO  : 'ps7_init' command is executed.
15:20:01 INFO  : 'ps7_post_config' command is executed.
15:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:02 INFO  : Memory regions updated for context APU
15:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:02 INFO  : 'con' command is executed.
15:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:21:05 INFO  : Disconnected from the channel tcfchan#65.
15:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:06 INFO  : 'fpga -state' command is executed.
15:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:08 INFO  : 'jtag frequency' command is executed.
15:21:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:08 INFO  : Context for 'APU' is selected.
15:21:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:12 INFO  : Context for 'APU' is selected.
15:21:12 INFO  : 'stop' command is executed.
15:21:12 INFO  : 'ps7_init' command is executed.
15:21:12 INFO  : 'ps7_post_config' command is executed.
15:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:13 INFO  : Memory regions updated for context APU
15:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:13 INFO  : 'con' command is executed.
15:21:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_lidar3dbuild.elf_on_local.tcl'
15:21:15 INFO  : Performance data for 'PS' will be exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-21\PS_Trace_-07_15-21\trace'
15:21:15 INFO  : Created tracing project 'system_wrapper_hw_platform_0_Traces'
15:21:15 INFO  : Added tracing folder 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-21\PS_Trace_-07_15-21' into  'system_wrapper_hw_platform_0_Traces'
15:21:16 INFO  : Attempting to open tracing file 'PS_Trace_-07_15-21'
15:21:22 INFO  : Performance data for 'PS' has been exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-21\PS_Trace_-07_15-21\trace'
15:21:22 INFO  : Disconnected from the channel tcfchan#66.
15:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:23 INFO  : 'fpga -state' command is executed.
15:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:25 INFO  : 'jtag frequency' command is executed.
15:21:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:25 INFO  : Context for 'APU' is selected.
15:21:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:29 INFO  : Context for 'APU' is selected.
15:21:29 INFO  : 'stop' command is executed.
15:21:31 ERROR : Memory write error at 0xF8000104. AP transaction timeout
15:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:46 INFO  : 'fpga -state' command is executed.
15:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:48 INFO  : 'jtag frequency' command is executed.
15:21:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:48 INFO  : Context for 'APU' is selected.
15:21:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:49 INFO  : Context for 'APU' is selected.
15:21:49 INFO  : 'stop' command is executed.
15:21:49 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:15 INFO  : 'fpga -state' command is executed.
15:22:21 INFO  : Memory regions updated for context APU
15:22:23 ERROR : Failed to start performance analysis programatically. It can be started manually from Performance Session Manager view.
15:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:28 INFO  : 'fpga -state' command is executed.
15:22:31 INFO  : Memory regions updated for context APU
15:22:34 ERROR : Failed to start performance analysis programatically. It can be started manually from Performance Session Manager view.
15:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:13 INFO  : 'jtag frequency' command is executed.
15:23:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:14 INFO  : Context for 'APU' is selected.
15:23:14 INFO  : System reset is completed.
15:23:17 INFO  : 'after 3000' command is executed.
15:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:23:19 INFO  : Context for 'APU' is selected.
15:23:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:19 INFO  : Context for 'APU' is selected.
15:23:20 INFO  : 'ps7_init' command is executed.
15:23:20 INFO  : 'ps7_post_config' command is executed.
15:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:20 INFO  : Memory regions updated for context APU
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : 'con' command is executed.
15:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_lidar3dbuild.elf_on_local.tcl'
15:23:21 INFO  : Performance data for 'PS' will be exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23\trace'
15:23:21 INFO  : Added tracing folder 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23' into  'system_wrapper_hw_platform_0_Traces'
15:23:21 INFO  : Attempting to open tracing file 'PS_Trace_-07_15-23'
15:23:38 INFO  : Performance data for 'PS' has been exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23\trace'
15:23:38 INFO  : Disconnected from the channel tcfchan#67.
15:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:40 INFO  : 'jtag frequency' command is executed.
15:23:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:40 INFO  : Context for 'APU' is selected.
15:23:40 INFO  : System reset is completed.
15:23:43 INFO  : 'after 3000' command is executed.
15:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:23:46 INFO  : Context for 'APU' is selected.
15:23:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:49 INFO  : Context for 'APU' is selected.
15:23:50 INFO  : 'ps7_init' command is executed.
15:23:50 INFO  : 'ps7_post_config' command is executed.
15:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:50 INFO  : Memory regions updated for context APU
15:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:51 INFO  : 'con' command is executed.
15:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_lidar3dbuild.elf_on_local.tcl'
15:23:57 INFO  : Closing '1' event editor(s) opened on performance analysis data from previous run(s).
15:23:58 INFO  : Performance data for 'PS' will be exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23_1\trace'
15:23:58 INFO  : Added tracing folder 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23_1' into  'system_wrapper_hw_platform_0_Traces'
15:23:58 INFO  : Attempting to open tracing file 'PS_Trace_-07_15-23_1'
15:24:38 INFO  : Performance data for 'PS' has been exported to the file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\system_wrapper_hw_platform_0_Traces\Traces\Run_-07_15-23\PS_Trace_-07_15-23_1\trace'
15:24:38 INFO  : Disconnected from the channel tcfchan#68.
15:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:40 INFO  : 'jtag frequency' command is executed.
15:24:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:40 INFO  : Context for 'APU' is selected.
15:24:40 INFO  : System reset is completed.
15:24:43 INFO  : 'after 3000' command is executed.
15:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:24:46 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:49 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : 'ps7_init' command is executed.
15:24:49 INFO  : 'ps7_post_config' command is executed.
15:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:50 INFO  : Memory regions updated for context APU
15:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : 'con' command is executed.
15:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:26:37 INFO  : Disconnected from the channel tcfchan#69.
15:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:38 INFO  : 'jtag frequency' command is executed.
15:26:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:38 INFO  : Context for 'APU' is selected.
15:26:39 INFO  : System reset is completed.
15:26:42 INFO  : 'after 3000' command is executed.
15:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:26:44 INFO  : Context for 'APU' is selected.
15:26:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:48 INFO  : Context for 'APU' is selected.
15:26:48 INFO  : 'ps7_init' command is executed.
15:26:48 INFO  : 'ps7_post_config' command is executed.
15:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:49 INFO  : Memory regions updated for context APU
15:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:49 INFO  : 'con' command is executed.
15:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:33:54 INFO  : Disconnected from the channel tcfchan#70.
15:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:55 INFO  : 'jtag frequency' command is executed.
15:33:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:55 INFO  : Context for 'APU' is selected.
15:33:56 INFO  : System reset is completed.
15:33:59 INFO  : 'after 3000' command is executed.
15:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:01 INFO  : Context for 'APU' is selected.
15:34:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:04 INFO  : Context for 'APU' is selected.
15:34:05 INFO  : 'ps7_init' command is executed.
15:34:05 INFO  : 'ps7_post_config' command is executed.
15:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:05 INFO  : Memory regions updated for context APU
15:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:06 INFO  : 'con' command is executed.
15:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:34:22 INFO  : Disconnected from the channel tcfchan#71.
15:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:24 INFO  : 'jtag frequency' command is executed.
15:34:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : System reset is completed.
15:34:27 INFO  : 'after 3000' command is executed.
15:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:30 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:32 INFO  : Context for 'APU' is selected.
15:34:33 INFO  : 'ps7_init' command is executed.
15:34:33 INFO  : 'ps7_post_config' command is executed.
15:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:34 INFO  : Memory regions updated for context APU
15:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:34 INFO  : 'con' command is executed.
15:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:36:21 INFO  : Disconnected from the channel tcfchan#72.
15:50:20 INFO  : Registering command handlers for SDK TCF services
15:50:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
15:50:28 INFO  : XSCT server has started successfully.
15:50:44 INFO  : Successfully done setting XSCT server connection channel  
15:50:44 INFO  : Successfully done setting SDK workspace  
15:50:44 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
15:50:44 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:50:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573112940530,  Project:1573046821995
15:50:53 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
15:50:53 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:50:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:51:27 INFO  : 
15:51:27 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
15:51:28 INFO  : Clearing existing target manager status.
15:51:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:51:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:43 INFO  : 'jtag frequency' command is executed.
15:58:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:44 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : System reset is completed.
15:58:47 INFO  : 'after 3000' command is executed.
15:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:58:51 INFO  : Context for 'APU' is selected.
15:58:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:58:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:51 INFO  : Context for 'APU' is selected.
15:58:52 INFO  : 'ps7_init' command is executed.
15:58:52 INFO  : 'ps7_post_config' command is executed.
15:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:53 INFO  : Memory regions updated for context APU
15:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:53 INFO  : 'con' command is executed.
15:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:59:15 INFO  : Disconnected from the channel tcfchan#1.
15:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:16 INFO  : 'jtag frequency' command is executed.
15:59:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:16 INFO  : Context for 'APU' is selected.
15:59:16 INFO  : System reset is completed.
15:59:19 INFO  : 'after 3000' command is executed.
15:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:22 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:25 INFO  : Context for 'APU' is selected.
15:59:25 INFO  : 'ps7_init' command is executed.
15:59:25 INFO  : 'ps7_post_config' command is executed.
15:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:26 INFO  : Memory regions updated for context APU
15:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:26 INFO  : 'con' command is executed.
15:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:06:39 INFO  : Disconnected from the channel tcfchan#2.
16:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:40 INFO  : 'jtag frequency' command is executed.
16:06:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:40 INFO  : Context for 'APU' is selected.
16:06:40 INFO  : System reset is completed.
16:06:43 INFO  : 'after 3000' command is executed.
16:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:06:46 INFO  : Context for 'APU' is selected.
16:06:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:46 INFO  : Context for 'APU' is selected.
16:06:47 INFO  : 'ps7_init' command is executed.
16:06:47 INFO  : 'ps7_post_config' command is executed.
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:47 INFO  : Memory regions updated for context APU
16:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:47 INFO  : 'con' command is executed.
16:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:09:22 INFO  : Disconnected from the channel tcfchan#3.
16:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:23 INFO  : 'jtag frequency' command is executed.
16:09:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:23 INFO  : Context for 'APU' is selected.
16:09:23 INFO  : System reset is completed.
16:09:26 INFO  : 'after 3000' command is executed.
16:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:09:29 INFO  : Context for 'APU' is selected.
16:09:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:29 INFO  : Context for 'APU' is selected.
16:09:30 INFO  : 'ps7_init' command is executed.
16:09:30 INFO  : 'ps7_post_config' command is executed.
16:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:30 INFO  : Memory regions updated for context APU
16:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:30 INFO  : 'con' command is executed.
16:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:09:46 INFO  : Disconnected from the channel tcfchan#4.
16:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:47 INFO  : 'jtag frequency' command is executed.
16:09:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:47 INFO  : Context for 'APU' is selected.
16:09:48 INFO  : System reset is completed.
16:09:51 INFO  : 'after 3000' command is executed.
16:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:09:53 INFO  : Context for 'APU' is selected.
16:09:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:53 INFO  : Context for 'APU' is selected.
16:09:54 INFO  : 'ps7_init' command is executed.
16:09:54 INFO  : 'ps7_post_config' command is executed.
16:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:54 INFO  : Memory regions updated for context APU
16:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:55 INFO  : 'con' command is executed.
16:09:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:08:51 INFO  : Disconnected from the channel tcfchan#5.
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:53 INFO  : 'jtag frequency' command is executed.
17:08:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:53 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : System reset is completed.
17:08:56 INFO  : 'after 3000' command is executed.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:08:58 INFO  : Context for 'APU' is selected.
17:08:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:58 INFO  : Context for 'APU' is selected.
17:08:59 INFO  : 'ps7_init' command is executed.
17:08:59 INFO  : 'ps7_post_config' command is executed.
17:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:59 INFO  : Memory regions updated for context APU
17:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:00 INFO  : 'con' command is executed.
17:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:09:13 INFO  : Disconnected from the channel tcfchan#6.
17:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:14 INFO  : 'jtag frequency' command is executed.
17:09:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:14 INFO  : Context for 'APU' is selected.
17:09:14 INFO  : System reset is completed.
17:09:17 INFO  : 'after 3000' command is executed.
17:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:09:20 INFO  : Context for 'APU' is selected.
17:09:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:20 INFO  : Context for 'APU' is selected.
17:09:21 INFO  : 'ps7_init' command is executed.
17:09:21 INFO  : 'ps7_post_config' command is executed.
17:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:21 INFO  : Memory regions updated for context APU
17:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:21 INFO  : 'con' command is executed.
17:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:09:42 INFO  : Disconnected from the channel tcfchan#7.
17:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:43 INFO  : 'jtag frequency' command is executed.
17:09:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : System reset is completed.
17:09:46 INFO  : 'after 3000' command is executed.
17:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:09:49 INFO  : Context for 'APU' is selected.
17:09:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:49 INFO  : Context for 'APU' is selected.
17:09:50 INFO  : 'ps7_init' command is executed.
17:09:50 INFO  : 'ps7_post_config' command is executed.
17:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:50 INFO  : Memory regions updated for context APU
17:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:50 INFO  : 'con' command is executed.
17:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:10:52 INFO  : Disconnected from the channel tcfchan#8.
17:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:19 INFO  : 'jtag frequency' command is executed.
17:13:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:19 INFO  : Context for 'APU' is selected.
17:13:20 INFO  : System reset is completed.
17:13:23 INFO  : 'after 3000' command is executed.
17:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:13:26 INFO  : Context for 'APU' is selected.
17:13:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:26 INFO  : Context for 'APU' is selected.
17:13:26 INFO  : 'ps7_init' command is executed.
17:13:26 INFO  : 'ps7_post_config' command is executed.
17:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:27 INFO  : Memory regions updated for context APU
17:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:27 INFO  : 'con' command is executed.
17:13:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:13:56 INFO  : Disconnected from the channel tcfchan#9.
17:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:58 INFO  : 'jtag frequency' command is executed.
17:13:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:58 INFO  : Context for 'APU' is selected.
17:13:58 INFO  : System reset is completed.
17:14:01 INFO  : 'after 3000' command is executed.
17:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:14:04 INFO  : Context for 'APU' is selected.
17:14:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:14:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:04 INFO  : Context for 'APU' is selected.
17:14:04 INFO  : 'ps7_init' command is executed.
17:14:04 INFO  : 'ps7_post_config' command is executed.
17:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:05 INFO  : Memory regions updated for context APU
17:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:05 INFO  : 'con' command is executed.
17:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:14:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:23:07 INFO  : Disconnected from the channel tcfchan#10.
17:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:08 INFO  : 'jtag frequency' command is executed.
17:23:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:08 INFO  : Context for 'APU' is selected.
17:23:08 INFO  : System reset is completed.
17:23:11 INFO  : 'after 3000' command is executed.
17:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:23:14 INFO  : Context for 'APU' is selected.
17:23:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:14 INFO  : Context for 'APU' is selected.
17:23:14 INFO  : 'ps7_init' command is executed.
17:23:14 INFO  : 'ps7_post_config' command is executed.
17:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:15 INFO  : Memory regions updated for context APU
17:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:15 INFO  : 'con' command is executed.
17:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:23:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:27:14 INFO  : Disconnected from the channel tcfchan#11.
17:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:16 INFO  : 'jtag frequency' command is executed.
17:27:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:16 INFO  : Context for 'APU' is selected.
17:27:16 INFO  : System reset is completed.
17:27:19 INFO  : 'after 3000' command is executed.
17:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:27:22 INFO  : Context for 'APU' is selected.
17:27:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:22 INFO  : Context for 'APU' is selected.
17:27:22 INFO  : 'ps7_init' command is executed.
17:27:22 INFO  : 'ps7_post_config' command is executed.
17:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:23 INFO  : Memory regions updated for context APU
17:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:23 INFO  : 'con' command is executed.
17:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:27:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:27:56 INFO  : Disconnected from the channel tcfchan#12.
17:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:57 INFO  : 'jtag frequency' command is executed.
17:27:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:57 INFO  : Context for 'APU' is selected.
17:27:57 INFO  : System reset is completed.
17:28:00 INFO  : 'after 3000' command is executed.
17:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:28:03 INFO  : Context for 'APU' is selected.
17:28:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:03 INFO  : Context for 'APU' is selected.
17:28:04 INFO  : 'ps7_init' command is executed.
17:28:04 INFO  : 'ps7_post_config' command is executed.
17:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:04 INFO  : Memory regions updated for context APU
17:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:04 INFO  : 'con' command is executed.
17:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:30:29 INFO  : Disconnected from the channel tcfchan#13.
17:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:30 INFO  : 'jtag frequency' command is executed.
17:30:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:30 INFO  : Context for 'APU' is selected.
17:30:30 INFO  : System reset is completed.
17:30:33 INFO  : 'after 3000' command is executed.
17:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:30:36 INFO  : Context for 'APU' is selected.
17:30:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:30:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:36 INFO  : Context for 'APU' is selected.
17:30:37 INFO  : 'ps7_init' command is executed.
17:30:37 INFO  : 'ps7_post_config' command is executed.
17:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:37 INFO  : Memory regions updated for context APU
17:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:37 INFO  : 'con' command is executed.
17:30:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:31:31 INFO  : Disconnected from the channel tcfchan#14.
17:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:33 INFO  : 'jtag frequency' command is executed.
17:31:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:33 INFO  : Context for 'APU' is selected.
17:31:33 INFO  : System reset is completed.
17:31:36 INFO  : 'after 3000' command is executed.
17:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:31:39 INFO  : Context for 'APU' is selected.
17:31:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:39 INFO  : Context for 'APU' is selected.
17:31:40 INFO  : 'ps7_init' command is executed.
17:31:40 INFO  : 'ps7_post_config' command is executed.
17:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:40 INFO  : Memory regions updated for context APU
17:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:40 INFO  : 'con' command is executed.
17:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:32:12 INFO  : Disconnected from the channel tcfchan#15.
17:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:14 INFO  : 'jtag frequency' command is executed.
17:32:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:14 INFO  : Context for 'APU' is selected.
17:32:14 INFO  : System reset is completed.
17:32:17 INFO  : 'after 3000' command is executed.
17:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:32:20 INFO  : Context for 'APU' is selected.
17:32:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:20 INFO  : Context for 'APU' is selected.
17:32:20 INFO  : 'ps7_init' command is executed.
17:32:20 INFO  : 'ps7_post_config' command is executed.
17:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:21 INFO  : Memory regions updated for context APU
17:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:21 INFO  : 'con' command is executed.
17:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:41:01 INFO  : Disconnected from the channel tcfchan#16.
17:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:34 INFO  : 'jtag frequency' command is executed.
17:41:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:34 INFO  : Context for 'APU' is selected.
17:41:34 INFO  : System reset is completed.
17:41:37 INFO  : 'after 3000' command is executed.
17:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:41:40 INFO  : Context for 'APU' is selected.
17:41:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:40 INFO  : Context for 'APU' is selected.
17:41:40 INFO  : 'ps7_init' command is executed.
17:41:40 INFO  : 'ps7_post_config' command is executed.
17:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:41 INFO  : Memory regions updated for context APU
17:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:41 INFO  : 'con' command is executed.
17:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:44:28 INFO  : Disconnected from the channel tcfchan#17.
17:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:29 INFO  : 'jtag frequency' command is executed.
17:44:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:29 INFO  : Context for 'APU' is selected.
17:44:30 INFO  : System reset is completed.
17:44:33 INFO  : 'after 3000' command is executed.
17:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:44:35 INFO  : Context for 'APU' is selected.
17:44:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:35 INFO  : Context for 'APU' is selected.
17:44:36 INFO  : 'ps7_init' command is executed.
17:44:36 INFO  : 'ps7_post_config' command is executed.
17:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:37 INFO  : Memory regions updated for context APU
17:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:37 INFO  : 'con' command is executed.
17:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:47:27 INFO  : Disconnected from the channel tcfchan#18.
17:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:28 INFO  : 'jtag frequency' command is executed.
17:47:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:28 INFO  : Context for 'APU' is selected.
17:47:28 INFO  : System reset is completed.
17:47:31 INFO  : 'after 3000' command is executed.
17:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:47:34 INFO  : Context for 'APU' is selected.
17:47:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:47:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:34 INFO  : Context for 'APU' is selected.
17:47:34 INFO  : 'ps7_init' command is executed.
17:47:34 INFO  : 'ps7_post_config' command is executed.
17:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:35 INFO  : Memory regions updated for context APU
17:47:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:35 INFO  : 'con' command is executed.
17:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:47:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:02:59 INFO  : Disconnected from the channel tcfchan#19.
18:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:01 INFO  : 'jtag frequency' command is executed.
18:03:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:01 INFO  : Context for 'APU' is selected.
18:03:01 INFO  : System reset is completed.
18:03:04 INFO  : 'after 3000' command is executed.
18:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:03:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:03:06 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:07 INFO  : Context for 'APU' is selected.
18:03:07 INFO  : 'ps7_init' command is executed.
18:03:07 INFO  : 'ps7_post_config' command is executed.
18:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:08 INFO  : Memory regions updated for context APU
18:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:08 INFO  : 'con' command is executed.
18:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:03:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:03:58 INFO  : Disconnected from the channel tcfchan#20.
18:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:00 INFO  : 'jtag frequency' command is executed.
18:04:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:00 INFO  : Context for 'APU' is selected.
18:04:00 INFO  : System reset is completed.
18:04:03 INFO  : 'after 3000' command is executed.
18:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:04:06 INFO  : Context for 'APU' is selected.
18:04:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:06 INFO  : Context for 'APU' is selected.
18:04:06 INFO  : 'ps7_init' command is executed.
18:04:06 INFO  : 'ps7_post_config' command is executed.
18:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:07 INFO  : Memory regions updated for context APU
18:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:07 INFO  : 'con' command is executed.
18:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:40:56 INFO  : Disconnected from the channel tcfchan#21.
18:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:40:57 INFO  : 'jtag frequency' command is executed.
18:40:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:57 INFO  : Context for 'APU' is selected.
18:40:57 INFO  : System reset is completed.
18:41:00 INFO  : 'after 3000' command is executed.
18:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:41:03 INFO  : Context for 'APU' is selected.
18:41:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:03 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : 'ps7_init' command is executed.
18:41:04 INFO  : 'ps7_post_config' command is executed.
18:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:04 INFO  : 'jtag frequency' command is executed.
18:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:04 INFO  : Context for 'APU' is selected.
18:41:04 INFO  : Memory regions updated for context APU
18:41:05 INFO  : System reset is completed.
18:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:08 INFO  : 'after 3000' command is executed.
18:41:08 INFO  : 'con' command is executed.
18:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:41:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:10 INFO  : Context for 'APU' is selected.
18:41:11 INFO  : 'ps7_init' command is executed.
18:41:11 INFO  : 'ps7_post_config' command is executed.
18:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:12 INFO  : Memory regions updated for context APU
18:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:12 INFO  : 'con' command is executed.
18:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:41:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:44:09 INFO  : Disconnected from the channel tcfchan#22.
18:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:10 INFO  : 'jtag frequency' command is executed.
18:44:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:10 INFO  : Context for 'APU' is selected.
18:44:10 INFO  : System reset is completed.
18:44:13 INFO  : 'after 3000' command is executed.
18:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:44:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:44:16 INFO  : Context for 'APU' is selected.
18:44:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:16 INFO  : Context for 'APU' is selected.
18:44:17 INFO  : 'ps7_init' command is executed.
18:44:17 INFO  : 'ps7_post_config' command is executed.
18:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:17 INFO  : Memory regions updated for context APU
18:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:17 INFO  : 'con' command is executed.
18:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:44:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:46:19 INFO  : Disconnected from the channel tcfchan#23.
18:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:20 INFO  : 'jtag frequency' command is executed.
18:46:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:20 INFO  : Context for 'APU' is selected.
18:46:21 INFO  : System reset is completed.
18:46:24 INFO  : 'after 3000' command is executed.
18:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:46:26 INFO  : Context for 'APU' is selected.
18:46:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:26 INFO  : Context for 'APU' is selected.
18:46:27 INFO  : 'ps7_init' command is executed.
18:46:27 INFO  : 'ps7_post_config' command is executed.
18:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:27 INFO  : Memory regions updated for context APU
18:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:28 INFO  : 'con' command is executed.
18:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:55:06 INFO  : Disconnected from the channel tcfchan#24.
19:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:08 INFO  : 'jtag frequency' command is executed.
19:55:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:08 INFO  : Context for 'APU' is selected.
19:55:08 INFO  : System reset is completed.
19:55:11 INFO  : 'after 3000' command is executed.
19:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:55:15 INFO  : Context for 'APU' is selected.
19:55:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:15 INFO  : Context for 'APU' is selected.
19:55:16 INFO  : 'ps7_init' command is executed.
19:55:16 INFO  : 'ps7_post_config' command is executed.
19:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:17 INFO  : Memory regions updated for context APU
19:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:17 INFO  : 'con' command is executed.
19:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:55:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:56:01 INFO  : Disconnected from the channel tcfchan#25.
19:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:02 INFO  : 'jtag frequency' command is executed.
19:56:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:02 INFO  : Context for 'APU' is selected.
19:56:03 INFO  : System reset is completed.
19:56:06 INFO  : 'after 3000' command is executed.
19:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:56:08 INFO  : Context for 'APU' is selected.
19:56:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:08 INFO  : Context for 'APU' is selected.
19:56:09 INFO  : 'ps7_init' command is executed.
19:56:09 INFO  : 'ps7_post_config' command is executed.
19:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:09 INFO  : Memory regions updated for context APU
19:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:10 INFO  : 'con' command is executed.
19:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:58:00 INFO  : Disconnected from the channel tcfchan#26.
19:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:01 INFO  : 'jtag frequency' command is executed.
19:58:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:01 INFO  : Context for 'APU' is selected.
19:58:02 INFO  : System reset is completed.
19:58:05 INFO  : 'after 3000' command is executed.
19:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:07 INFO  : Context for 'APU' is selected.
19:58:08 INFO  : 'ps7_init' command is executed.
19:58:08 INFO  : 'ps7_post_config' command is executed.
19:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:09 INFO  : Memory regions updated for context APU
19:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:09 INFO  : 'con' command is executed.
19:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:00:34 INFO  : Disconnected from the channel tcfchan#27.
20:00:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:36 INFO  : 'jtag frequency' command is executed.
20:00:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:36 INFO  : Context for 'APU' is selected.
20:00:36 INFO  : System reset is completed.
20:00:39 INFO  : 'after 3000' command is executed.
20:00:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:00:41 INFO  : Context for 'APU' is selected.
20:00:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:41 INFO  : Context for 'APU' is selected.
20:00:42 INFO  : 'ps7_init' command is executed.
20:00:42 INFO  : 'ps7_post_config' command is executed.
20:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:43 INFO  : Memory regions updated for context APU
20:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:43 INFO  : 'con' command is executed.
20:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:01:47 INFO  : Disconnected from the channel tcfchan#28.
20:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:49 INFO  : 'jtag frequency' command is executed.
20:01:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:49 INFO  : Context for 'APU' is selected.
20:01:49 INFO  : System reset is completed.
20:01:52 INFO  : 'after 3000' command is executed.
20:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:01:54 INFO  : Context for 'APU' is selected.
20:01:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:55 INFO  : Context for 'APU' is selected.
20:01:55 INFO  : 'ps7_init' command is executed.
20:01:55 INFO  : 'ps7_post_config' command is executed.
20:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:56 INFO  : Memory regions updated for context APU
20:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:56 INFO  : 'con' command is executed.
20:01:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:07:45 INFO  : Disconnected from the channel tcfchan#29.
20:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:47 INFO  : 'jtag frequency' command is executed.
20:07:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:47 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : System reset is completed.
20:07:50 INFO  : 'after 3000' command is executed.
20:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:07:53 INFO  : Context for 'APU' is selected.
20:07:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:53 INFO  : Context for 'APU' is selected.
20:07:53 INFO  : 'ps7_init' command is executed.
20:07:53 INFO  : 'ps7_post_config' command is executed.
20:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:54 INFO  : Memory regions updated for context APU
20:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:54 INFO  : 'con' command is executed.
20:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:17:33 INFO  : Disconnected from the channel tcfchan#30.
20:17:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:35 INFO  : 'jtag frequency' command is executed.
20:17:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:35 INFO  : Context for 'APU' is selected.
20:17:35 INFO  : System reset is completed.
20:17:38 INFO  : 'after 3000' command is executed.
20:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:17:40 INFO  : Context for 'APU' is selected.
20:17:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:40 INFO  : Context for 'APU' is selected.
20:17:41 INFO  : 'ps7_init' command is executed.
20:17:41 INFO  : 'ps7_post_config' command is executed.
20:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:42 INFO  : Memory regions updated for context APU
20:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:42 INFO  : 'con' command is executed.
20:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:42 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:22:25 INFO  : Disconnected from the channel tcfchan#31.
20:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:26 INFO  : 'jtag frequency' command is executed.
20:22:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:26 INFO  : Context for 'APU' is selected.
20:22:26 INFO  : System reset is completed.
20:22:29 INFO  : 'after 3000' command is executed.
20:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:22:32 INFO  : Context for 'APU' is selected.
20:22:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:32 INFO  : Context for 'APU' is selected.
20:22:33 INFO  : 'ps7_init' command is executed.
20:22:33 INFO  : 'ps7_post_config' command is executed.
20:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:33 INFO  : Memory regions updated for context APU
20:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:33 INFO  : 'con' command is executed.
20:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:26:00 INFO  : Disconnected from the channel tcfchan#32.
20:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:01 INFO  : 'jtag frequency' command is executed.
20:26:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:02 INFO  : Context for 'APU' is selected.
20:26:02 INFO  : System reset is completed.
20:26:05 INFO  : 'after 3000' command is executed.
20:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:26:07 INFO  : Context for 'APU' is selected.
20:26:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:26:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:07 INFO  : Context for 'APU' is selected.
20:26:08 INFO  : 'ps7_init' command is executed.
20:26:08 INFO  : 'ps7_post_config' command is executed.
20:26:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:09 INFO  : Memory regions updated for context APU
20:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:09 INFO  : 'con' command is executed.
20:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:26:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:26:49 INFO  : Disconnected from the channel tcfchan#33.
20:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:50 INFO  : 'jtag frequency' command is executed.
20:26:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:50 INFO  : Context for 'APU' is selected.
20:26:50 INFO  : System reset is completed.
20:26:53 INFO  : 'after 3000' command is executed.
20:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:26:56 INFO  : Context for 'APU' is selected.
20:26:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:56 INFO  : Context for 'APU' is selected.
20:26:57 INFO  : 'ps7_init' command is executed.
20:26:57 INFO  : 'ps7_post_config' command is executed.
20:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:57 INFO  : Memory regions updated for context APU
20:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:57 INFO  : 'con' command is executed.
20:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:26:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:28:20 INFO  : Disconnected from the channel tcfchan#34.
20:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:22 INFO  : 'jtag frequency' command is executed.
20:28:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:22 INFO  : Context for 'APU' is selected.
20:28:22 INFO  : System reset is completed.
20:28:25 INFO  : 'after 3000' command is executed.
20:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:28:28 INFO  : Context for 'APU' is selected.
20:28:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:28 INFO  : Context for 'APU' is selected.
20:28:28 INFO  : 'ps7_init' command is executed.
20:28:28 INFO  : 'ps7_post_config' command is executed.
20:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:29 INFO  : Memory regions updated for context APU
20:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:29 INFO  : 'con' command is executed.
20:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:28:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:29:47 INFO  : Disconnected from the channel tcfchan#35.
20:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:29:49 INFO  : 'jtag frequency' command is executed.
20:29:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:49 INFO  : Context for 'APU' is selected.
20:29:49 INFO  : System reset is completed.
20:29:52 INFO  : 'after 3000' command is executed.
20:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:29:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:29:54 INFO  : Context for 'APU' is selected.
20:29:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:54 INFO  : Context for 'APU' is selected.
20:29:55 INFO  : 'ps7_init' command is executed.
20:29:55 INFO  : 'ps7_post_config' command is executed.
20:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:56 INFO  : Memory regions updated for context APU
20:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:56 INFO  : 'con' command is executed.
20:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:29:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:31:41 INFO  : Disconnected from the channel tcfchan#36.
20:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:42 INFO  : 'jtag frequency' command is executed.
20:31:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:42 INFO  : Context for 'APU' is selected.
20:31:42 INFO  : System reset is completed.
20:31:45 INFO  : 'after 3000' command is executed.
20:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:31:48 INFO  : Context for 'APU' is selected.
20:31:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:48 INFO  : Context for 'APU' is selected.
20:31:49 INFO  : 'ps7_init' command is executed.
20:31:49 INFO  : 'ps7_post_config' command is executed.
20:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:49 INFO  : Memory regions updated for context APU
20:31:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:49 INFO  : 'con' command is executed.
20:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:31:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:54:40 INFO  : Disconnected from the channel tcfchan#37.
21:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:41 INFO  : 'jtag frequency' command is executed.
21:54:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:41 INFO  : Context for 'APU' is selected.
21:54:41 INFO  : System reset is completed.
21:54:44 INFO  : 'after 3000' command is executed.
21:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:54:47 INFO  : Context for 'APU' is selected.
21:54:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:47 INFO  : Context for 'APU' is selected.
21:54:48 INFO  : 'ps7_init' command is executed.
21:54:48 INFO  : 'ps7_post_config' command is executed.
21:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:48 INFO  : Memory regions updated for context APU
21:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:48 INFO  : 'con' command is executed.
21:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:56:00 INFO  : Disconnected from the channel tcfchan#38.
21:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:01 INFO  : 'jtag frequency' command is executed.
21:56:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:01 INFO  : Context for 'APU' is selected.
21:56:01 INFO  : System reset is completed.
21:56:04 INFO  : 'after 3000' command is executed.
21:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:56:07 INFO  : Context for 'APU' is selected.
21:56:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:07 INFO  : Context for 'APU' is selected.
21:56:08 INFO  : 'ps7_init' command is executed.
21:56:08 INFO  : 'ps7_post_config' command is executed.
21:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:08 INFO  : Memory regions updated for context APU
21:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:09 INFO  : 'con' command is executed.
21:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:57:23 INFO  : Disconnected from the channel tcfchan#39.
21:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:24 INFO  : 'jtag frequency' command is executed.
21:57:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:24 INFO  : Context for 'APU' is selected.
21:57:24 INFO  : System reset is completed.
21:57:27 INFO  : 'after 3000' command is executed.
21:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:57:30 INFO  : Context for 'APU' is selected.
21:57:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:30 INFO  : Context for 'APU' is selected.
21:57:31 INFO  : 'ps7_init' command is executed.
21:57:31 INFO  : 'ps7_post_config' command is executed.
21:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:31 INFO  : Memory regions updated for context APU
21:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:32 INFO  : 'con' command is executed.
21:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:57:48 INFO  : Disconnected from the channel tcfchan#40.
21:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:50 INFO  : 'jtag frequency' command is executed.
21:57:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : System reset is completed.
21:57:53 INFO  : 'after 3000' command is executed.
21:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:57:56 INFO  : Context for 'APU' is selected.
21:57:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:56 INFO  : Context for 'APU' is selected.
21:57:57 INFO  : 'ps7_init' command is executed.
21:57:57 INFO  : 'ps7_post_config' command is executed.
21:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:57 INFO  : Memory regions updated for context APU
21:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:58 INFO  : 'con' command is executed.
21:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:17:58 INFO  : Disconnected from the channel tcfchan#41.
11:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:59 INFO  : 'jtag frequency' command is executed.
11:17:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:59 INFO  : Context for 'APU' is selected.
11:18:00 INFO  : System reset is completed.
11:18:03 INFO  : 'after 3000' command is executed.
11:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:18:05 INFO  : Context for 'APU' is selected.
11:18:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:18:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:05 INFO  : Context for 'APU' is selected.
11:18:06 INFO  : 'ps7_init' command is executed.
11:18:06 INFO  : 'ps7_post_config' command is executed.
11:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:06 INFO  : Memory regions updated for context APU
11:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:07 INFO  : 'con' command is executed.
11:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:46:55 INFO  : Disconnected from the channel tcfchan#42.
11:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:56 INFO  : 'jtag frequency' command is executed.
11:46:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:56 INFO  : Context for 'APU' is selected.
11:46:56 INFO  : System reset is completed.
11:46:59 INFO  : 'after 3000' command is executed.
11:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:47:02 INFO  : Context for 'APU' is selected.
11:47:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:02 INFO  : Context for 'APU' is selected.
11:47:03 INFO  : 'ps7_init' command is executed.
11:47:03 INFO  : 'ps7_post_config' command is executed.
11:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:03 INFO  : Memory regions updated for context APU
11:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:03 INFO  : 'con' command is executed.
11:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:47:18 INFO  : Disconnected from the channel tcfchan#43.
11:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:19 INFO  : 'jtag frequency' command is executed.
11:47:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:19 INFO  : Context for 'APU' is selected.
11:47:20 INFO  : System reset is completed.
11:47:23 INFO  : 'after 3000' command is executed.
11:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:47:25 INFO  : Context for 'APU' is selected.
11:47:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:25 INFO  : Context for 'APU' is selected.
11:47:26 INFO  : 'ps7_init' command is executed.
11:47:26 INFO  : 'ps7_post_config' command is executed.
11:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:26 INFO  : Memory regions updated for context APU
11:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:27 INFO  : 'con' command is executed.
11:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:47:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:50:09 INFO  : Disconnected from the channel tcfchan#44.
11:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:11 INFO  : 'jtag frequency' command is executed.
11:50:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:11 INFO  : Context for 'APU' is selected.
11:50:11 INFO  : System reset is completed.
11:50:14 INFO  : 'after 3000' command is executed.
11:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:50:17 INFO  : Context for 'APU' is selected.
11:50:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:50:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:17 INFO  : Context for 'APU' is selected.
11:50:17 INFO  : 'ps7_init' command is executed.
11:50:17 INFO  : 'ps7_post_config' command is executed.
11:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:18 INFO  : Memory regions updated for context APU
11:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:18 INFO  : 'con' command is executed.
11:50:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:50:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:51:14 INFO  : Disconnected from the channel tcfchan#45.
11:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:16 INFO  : 'jtag frequency' command is executed.
11:51:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:16 INFO  : Context for 'APU' is selected.
11:51:16 INFO  : System reset is completed.
11:51:19 INFO  : 'after 3000' command is executed.
11:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:51:21 INFO  : Context for 'APU' is selected.
11:51:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:22 INFO  : Context for 'APU' is selected.
11:51:22 INFO  : 'ps7_init' command is executed.
11:51:22 INFO  : 'ps7_post_config' command is executed.
11:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:23 INFO  : Memory regions updated for context APU
11:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:23 INFO  : 'con' command is executed.
11:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:51:39 INFO  : Disconnected from the channel tcfchan#46.
11:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:51:40 INFO  : 'jtag frequency' command is executed.
11:51:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:40 INFO  : Context for 'APU' is selected.
11:51:40 INFO  : System reset is completed.
11:51:43 INFO  : 'after 3000' command is executed.
11:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:51:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:51:46 INFO  : Context for 'APU' is selected.
11:51:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:46 INFO  : Context for 'APU' is selected.
11:51:47 INFO  : 'ps7_init' command is executed.
11:51:47 INFO  : 'ps7_post_config' command is executed.
11:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:48 INFO  : Memory regions updated for context APU
11:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : 'con' command is executed.
11:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:51:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:52:10 INFO  : Disconnected from the channel tcfchan#47.
11:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:11 INFO  : 'jtag frequency' command is executed.
11:52:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:11 INFO  : Context for 'APU' is selected.
11:52:11 INFO  : System reset is completed.
11:52:14 INFO  : 'after 3000' command is executed.
11:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:52:17 INFO  : Context for 'APU' is selected.
11:52:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:17 INFO  : Context for 'APU' is selected.
11:52:18 INFO  : 'ps7_init' command is executed.
11:52:18 INFO  : 'ps7_post_config' command is executed.
11:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:18 INFO  : Memory regions updated for context APU
11:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:18 INFO  : 'con' command is executed.
11:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:52:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:52:47 INFO  : Disconnected from the channel tcfchan#48.
11:52:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:48 INFO  : 'jtag frequency' command is executed.
11:52:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:48 INFO  : Context for 'APU' is selected.
11:52:48 INFO  : System reset is completed.
11:52:51 INFO  : 'after 3000' command is executed.
11:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:52:54 INFO  : Context for 'APU' is selected.
11:52:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:54 INFO  : Context for 'APU' is selected.
11:52:55 INFO  : 'ps7_init' command is executed.
11:52:55 INFO  : 'ps7_post_config' command is executed.
11:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:55 INFO  : Memory regions updated for context APU
11:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:55 INFO  : 'con' command is executed.
11:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:52:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:56:38 INFO  : Disconnected from the channel tcfchan#49.
11:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:39 INFO  : 'jtag frequency' command is executed.
11:56:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:39 INFO  : Context for 'APU' is selected.
11:56:39 INFO  : System reset is completed.
11:56:42 INFO  : 'after 3000' command is executed.
11:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:56:45 INFO  : Context for 'APU' is selected.
11:56:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:45 INFO  : Context for 'APU' is selected.
11:56:45 INFO  : 'ps7_init' command is executed.
11:56:45 INFO  : 'ps7_post_config' command is executed.
11:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:46 INFO  : Memory regions updated for context APU
11:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:46 INFO  : 'con' command is executed.
11:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:58:26 INFO  : Disconnected from the channel tcfchan#50.
11:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:27 INFO  : 'jtag frequency' command is executed.
11:58:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:27 INFO  : Context for 'APU' is selected.
11:58:27 INFO  : System reset is completed.
11:58:30 INFO  : 'after 3000' command is executed.
11:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:58:33 INFO  : Context for 'APU' is selected.
11:58:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:33 INFO  : Context for 'APU' is selected.
11:58:34 INFO  : 'ps7_init' command is executed.
11:58:34 INFO  : 'ps7_post_config' command is executed.
11:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:34 INFO  : Memory regions updated for context APU
11:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:35 INFO  : 'con' command is executed.
11:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:58:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:59:51 INFO  : Disconnected from the channel tcfchan#51.
11:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:52 INFO  : 'jtag frequency' command is executed.
11:59:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:52 INFO  : Context for 'APU' is selected.
11:59:52 INFO  : System reset is completed.
11:59:55 INFO  : 'after 3000' command is executed.
11:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:59:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:59:58 INFO  : Context for 'APU' is selected.
11:59:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:58 INFO  : Context for 'APU' is selected.
11:59:59 INFO  : 'ps7_init' command is executed.
11:59:59 INFO  : 'ps7_post_config' command is executed.
11:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:59 INFO  : Memory regions updated for context APU
12:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:00 INFO  : 'con' command is executed.
12:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:05:00 INFO  : Disconnected from the channel tcfchan#52.
12:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:01 INFO  : 'jtag frequency' command is executed.
12:05:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:01 INFO  : Context for 'APU' is selected.
12:05:01 INFO  : System reset is completed.
12:05:04 INFO  : 'after 3000' command is executed.
12:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:05:07 INFO  : Context for 'APU' is selected.
12:05:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:07 INFO  : Context for 'APU' is selected.
12:05:08 INFO  : 'ps7_init' command is executed.
12:05:08 INFO  : 'ps7_post_config' command is executed.
12:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:08 INFO  : Memory regions updated for context APU
12:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:08 INFO  : 'con' command is executed.
12:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:06:10 INFO  : Disconnected from the channel tcfchan#53.
12:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:11 INFO  : 'jtag frequency' command is executed.
12:06:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:11 INFO  : Context for 'APU' is selected.
12:06:12 INFO  : System reset is completed.
12:06:15 INFO  : 'after 3000' command is executed.
12:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:06:17 INFO  : Context for 'APU' is selected.
12:06:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:17 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : 'ps7_init' command is executed.
12:06:18 INFO  : 'ps7_post_config' command is executed.
12:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:19 INFO  : Memory regions updated for context APU
12:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:19 INFO  : 'con' command is executed.
12:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:10:11 INFO  : Disconnected from the channel tcfchan#54.
12:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:12 INFO  : 'jtag frequency' command is executed.
12:10:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:12 INFO  : Context for 'APU' is selected.
12:10:12 INFO  : System reset is completed.
12:10:15 INFO  : 'after 3000' command is executed.
12:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:10:18 INFO  : Context for 'APU' is selected.
12:10:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:18 INFO  : Context for 'APU' is selected.
12:10:19 INFO  : 'ps7_init' command is executed.
12:10:19 INFO  : 'ps7_post_config' command is executed.
12:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:19 INFO  : Memory regions updated for context APU
12:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:19 INFO  : 'con' command is executed.
12:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:10:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:16:23 INFO  : Disconnected from the channel tcfchan#55.
12:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:25 INFO  : 'jtag frequency' command is executed.
12:16:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:25 INFO  : Context for 'APU' is selected.
12:16:25 INFO  : System reset is completed.
12:16:28 INFO  : 'after 3000' command is executed.
12:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:16:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:16:31 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:31 INFO  : Context for 'APU' is selected.
12:16:31 INFO  : 'ps7_init' command is executed.
12:16:31 INFO  : 'ps7_post_config' command is executed.
12:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:32 INFO  : Memory regions updated for context APU
12:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:32 INFO  : 'con' command is executed.
12:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:16:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:21:51 INFO  : Disconnected from the channel tcfchan#56.
12:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:53 INFO  : 'jtag frequency' command is executed.
12:21:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:53 INFO  : Context for 'APU' is selected.
12:21:53 INFO  : System reset is completed.
12:21:56 INFO  : 'after 3000' command is executed.
12:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:21:58 INFO  : Context for 'APU' is selected.
12:21:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:58 INFO  : Context for 'APU' is selected.
12:21:59 INFO  : 'ps7_init' command is executed.
12:21:59 INFO  : 'ps7_post_config' command is executed.
12:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:00 INFO  : Memory regions updated for context APU
12:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:00 INFO  : 'con' command is executed.
12:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:43:42 INFO  : Disconnected from the channel tcfchan#57.
12:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:44:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:06 INFO  : 'jtag frequency' command is executed.
12:44:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:06 INFO  : Context for 'APU' is selected.
12:44:06 INFO  : System reset is completed.
12:44:09 INFO  : 'after 3000' command is executed.
12:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:44:13 INFO  : Context for 'APU' is selected.
12:44:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:13 INFO  : Context for 'APU' is selected.
12:44:14 INFO  : 'ps7_init' command is executed.
12:44:14 INFO  : 'ps7_post_config' command is executed.
12:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:15 INFO  : Memory regions updated for context APU
12:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:15 INFO  : 'con' command is executed.
12:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:00:42 INFO  : Disconnected from the channel tcfchan#58.
18:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:43 INFO  : 'jtag frequency' command is executed.
18:00:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:43 INFO  : Context for 'APU' is selected.
18:00:44 INFO  : System reset is completed.
18:00:47 INFO  : 'after 3000' command is executed.
18:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:00:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:00:49 INFO  : Context for 'APU' is selected.
18:00:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:49 INFO  : Context for 'APU' is selected.
18:00:50 INFO  : 'ps7_init' command is executed.
18:00:50 INFO  : 'ps7_post_config' command is executed.
18:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:50 INFO  : Memory regions updated for context APU
18:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:51 INFO  : 'con' command is executed.
18:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:00:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:07:45 INFO  : Disconnected from the channel tcfchan#59.
18:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:46 INFO  : 'jtag frequency' command is executed.
18:07:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:46 INFO  : Context for 'APU' is selected.
18:07:46 INFO  : System reset is completed.
18:07:49 INFO  : 'after 3000' command is executed.
18:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:07:52 INFO  : Context for 'APU' is selected.
18:07:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:52 INFO  : Context for 'APU' is selected.
18:07:53 INFO  : 'ps7_init' command is executed.
18:07:53 INFO  : 'ps7_post_config' command is executed.
18:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:53 INFO  : Memory regions updated for context APU
18:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:54 INFO  : 'con' command is executed.
18:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:09:27 INFO  : Disconnected from the channel tcfchan#60.
18:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:28 INFO  : 'jtag frequency' command is executed.
18:09:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:28 INFO  : Context for 'APU' is selected.
18:09:29 INFO  : System reset is completed.
18:09:32 INFO  : 'after 3000' command is executed.
18:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:09:34 INFO  : Context for 'APU' is selected.
18:09:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:34 INFO  : Context for 'APU' is selected.
18:09:35 INFO  : 'ps7_init' command is executed.
18:09:35 INFO  : 'ps7_post_config' command is executed.
18:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:35 INFO  : Memory regions updated for context APU
18:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:36 INFO  : 'con' command is executed.
18:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:09:56 INFO  : Disconnected from the channel tcfchan#61.
18:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:57 INFO  : 'jtag frequency' command is executed.
18:09:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:57 INFO  : Context for 'APU' is selected.
18:09:57 INFO  : System reset is completed.
18:10:00 INFO  : 'after 3000' command is executed.
18:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:10:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:10:03 INFO  : Context for 'APU' is selected.
18:10:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:03 INFO  : Context for 'APU' is selected.
18:10:04 INFO  : 'ps7_init' command is executed.
18:10:04 INFO  : 'ps7_post_config' command is executed.
18:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:04 INFO  : Memory regions updated for context APU
18:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:05 INFO  : 'con' command is executed.
18:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:10:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:10:52 INFO  : Disconnected from the channel tcfchan#62.
18:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:54 INFO  : 'jtag frequency' command is executed.
18:10:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:55 INFO  : Context for 'APU' is selected.
18:10:55 INFO  : System reset is completed.
18:10:58 INFO  : 'after 3000' command is executed.
18:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:11:00 INFO  : Context for 'APU' is selected.
18:11:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:00 INFO  : Context for 'APU' is selected.
18:11:01 INFO  : 'ps7_init' command is executed.
18:11:01 INFO  : 'ps7_post_config' command is executed.
18:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:02 INFO  : Memory regions updated for context APU
18:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:02 INFO  : 'con' command is executed.
18:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:50:48 ERROR : Interrupted exception while waiting for the completion of command ' ::hsi::utils::set_current_hw_sw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild_Bsp/system.mss '
12:53:54 INFO  : Disconnected from the channel tcfchan#63.
12:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:55 INFO  : 'fpga -state' command is executed.
12:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:02 INFO  : 'jtag frequency' command is executed.
12:54:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:02 INFO  : Context for 'APU' is selected.
12:54:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:02 INFO  : Context for 'APU' is selected.
12:54:02 INFO  : 'stop' command is executed.
12:54:03 INFO  : 'ps7_init' command is executed.
12:54:03 INFO  : 'ps7_post_config' command is executed.
12:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:03 INFO  : Memory regions updated for context APU
12:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:04 INFO  : 'con' command is executed.
12:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_test.elf_on_local.tcl'
12:54:29 INFO  : Disconnected from the channel tcfchan#64.
12:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:30 INFO  : 'jtag frequency' command is executed.
12:54:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:30 INFO  : Context for 'APU' is selected.
12:54:30 INFO  : System reset is completed.
12:54:33 INFO  : 'after 3000' command is executed.
12:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:54:36 INFO  : Context for 'APU' is selected.
12:54:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:36 INFO  : Context for 'APU' is selected.
12:54:37 INFO  : 'ps7_init' command is executed.
12:54:37 INFO  : 'ps7_post_config' command is executed.
12:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:37 INFO  : Memory regions updated for context APU
12:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:38 INFO  : 'con' command is executed.
12:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_test.elf_on_local.tcl'
14:21:43 INFO  : Disconnected from the channel tcfchan#65.
14:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:44 INFO  : 'jtag frequency' command is executed.
14:21:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:44 INFO  : Context for 'APU' is selected.
14:21:45 INFO  : System reset is completed.
14:21:48 INFO  : 'after 3000' command is executed.
14:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:21:50 INFO  : Context for 'APU' is selected.
14:21:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:50 INFO  : Context for 'APU' is selected.
14:21:51 INFO  : 'ps7_init' command is executed.
14:21:51 INFO  : 'ps7_post_config' command is executed.
14:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:51 INFO  : Memory regions updated for context APU
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : 'con' command is executed.
14:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_test.elf_on_local.tcl'
14:24:23 INFO  : Disconnected from the channel tcfchan#66.
14:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:24 INFO  : 'jtag frequency' command is executed.
14:24:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:24 INFO  : Context for 'APU' is selected.
14:24:25 INFO  : System reset is completed.
14:24:28 INFO  : 'after 3000' command is executed.
14:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:24:30 INFO  : Context for 'APU' is selected.
14:24:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:30 INFO  : Context for 'APU' is selected.
14:24:31 INFO  : 'ps7_init' command is executed.
14:24:31 INFO  : 'ps7_post_config' command is executed.
14:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/timer_test/Debug/timer_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:32 INFO  : Memory regions updated for context APU
14:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:32 INFO  : 'con' command is executed.
14:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:24:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_timer_test.elf_on_local.tcl'
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:35 INFO  : 'jtag frequency' command is executed.
14:41:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:36 INFO  : Context for 'APU' is selected.
14:41:36 INFO  : System reset is completed.
14:41:39 INFO  : 'after 3000' command is executed.
14:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:41 INFO  : Context for 'APU' is selected.
14:41:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:42 INFO  : Context for 'APU' is selected.
14:41:43 INFO  : 'ps7_init' command is executed.
14:41:43 INFO  : 'ps7_post_config' command is executed.
14:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:44 INFO  : Memory regions updated for context APU
14:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:44 INFO  : 'con' command is executed.
14:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:41:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:44 INFO  : 'jtag frequency' command is executed.
14:41:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:45 INFO  : Context for 'APU' is selected.
14:41:45 INFO  : System reset is completed.
14:41:48 INFO  : 'after 3000' command is executed.
14:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:41:51 INFO  : Context for 'APU' is selected.
14:41:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:51 INFO  : Context for 'APU' is selected.
14:41:52 INFO  : 'ps7_init' command is executed.
14:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:52 INFO  : 'ps7_post_config' command is executed.
14:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:53 INFO  : Memory regions updated for context APU
14:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:53 INFO  : 'con' command is executed.
14:41:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:41:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:54 INFO  : 'jtag frequency' command is executed.
14:41:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : System reset is completed.
14:41:57 INFO  : 'after 3000' command is executed.
14:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:41:59 INFO  : Context for 'APU' is selected.
14:41:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:00 INFO  : Context for 'APU' is selected.
14:42:01 INFO  : 'ps7_init' command is executed.
14:42:01 INFO  : 'ps7_post_config' command is executed.
14:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:02 INFO  : Memory regions updated for context APU
14:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:02 INFO  : 'con' command is executed.
14:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:42:53 INFO  : Disconnected from the channel tcfchan#67.
14:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:55 INFO  : 'jtag frequency' command is executed.
14:42:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:55 INFO  : Context for 'APU' is selected.
14:42:55 INFO  : System reset is completed.
14:42:58 INFO  : 'after 3000' command is executed.
14:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:43:01 INFO  : Context for 'APU' is selected.
14:43:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:01 INFO  : Context for 'APU' is selected.
14:43:02 INFO  : 'ps7_init' command is executed.
14:43:02 INFO  : 'ps7_post_config' command is executed.
14:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:03 INFO  : Memory regions updated for context APU
14:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:03 INFO  : 'con' command is executed.
14:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:44:01 INFO  : Disconnected from the channel tcfchan#68.
14:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:02 INFO  : 'jtag frequency' command is executed.
14:44:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:02 INFO  : Context for 'APU' is selected.
14:44:02 INFO  : System reset is completed.
14:44:05 INFO  : 'after 3000' command is executed.
14:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:44:08 INFO  : Context for 'APU' is selected.
14:44:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:08 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : 'ps7_init' command is executed.
14:44:09 INFO  : 'ps7_post_config' command is executed.
14:44:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:10 INFO  : Memory regions updated for context APU
14:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : 'con' command is executed.
14:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:45:48 INFO  : Disconnected from the channel tcfchan#69.
14:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:45:50 INFO  : 'jtag frequency' command is executed.
14:45:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:50 INFO  : Context for 'APU' is selected.
14:45:50 INFO  : System reset is completed.
14:45:53 INFO  : 'after 3000' command is executed.
14:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:45:55 INFO  : Context for 'APU' is selected.
14:45:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:56 INFO  : Context for 'APU' is selected.
14:45:57 INFO  : 'ps7_init' command is executed.
14:45:57 INFO  : 'ps7_post_config' command is executed.
14:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:58 INFO  : Memory regions updated for context APU
14:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:58 INFO  : 'con' command is executed.
14:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:51:45 INFO  : Disconnected from the channel tcfchan#70.
14:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:47 INFO  : 'jtag frequency' command is executed.
14:51:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:47 INFO  : Context for 'APU' is selected.
14:51:47 INFO  : System reset is completed.
14:51:50 INFO  : 'after 3000' command is executed.
14:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:51:53 INFO  : Context for 'APU' is selected.
14:51:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:53 INFO  : Context for 'APU' is selected.
14:51:54 INFO  : 'ps7_init' command is executed.
14:51:54 INFO  : 'ps7_post_config' command is executed.
14:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:55 INFO  : Memory regions updated for context APU
14:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:55 INFO  : 'con' command is executed.
14:51:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:52:14 INFO  : Disconnected from the channel tcfchan#71.
14:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:15 INFO  : 'jtag frequency' command is executed.
14:52:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:15 INFO  : Context for 'APU' is selected.
14:52:16 INFO  : System reset is completed.
14:52:19 INFO  : 'after 3000' command is executed.
14:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:52:22 INFO  : Context for 'APU' is selected.
14:52:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:22 INFO  : Context for 'APU' is selected.
14:52:23 INFO  : 'ps7_init' command is executed.
14:52:23 INFO  : 'ps7_post_config' command is executed.
14:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:24 INFO  : Memory regions updated for context APU
14:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:25 INFO  : 'con' command is executed.
14:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:52:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:56:29 INFO  : Disconnected from the channel tcfchan#72.
14:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:30 INFO  : 'jtag frequency' command is executed.
14:56:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:30 INFO  : Context for 'APU' is selected.
14:56:30 INFO  : System reset is completed.
14:56:33 INFO  : 'after 3000' command is executed.
14:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:56:36 INFO  : Context for 'APU' is selected.
14:56:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:36 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : 'ps7_init' command is executed.
14:56:37 INFO  : 'ps7_post_config' command is executed.
14:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:38 INFO  : Memory regions updated for context APU
14:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:38 INFO  : 'con' command is executed.
14:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:56:55 INFO  : Disconnected from the channel tcfchan#73.
14:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:57 INFO  : 'jtag frequency' command is executed.
14:56:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:57 INFO  : Context for 'APU' is selected.
14:56:57 INFO  : System reset is completed.
14:57:00 INFO  : 'after 3000' command is executed.
14:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:57:03 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:03 INFO  : Context for 'APU' is selected.
14:57:04 INFO  : 'ps7_init' command is executed.
14:57:04 INFO  : 'ps7_post_config' command is executed.
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:05 INFO  : Memory regions updated for context APU
14:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:05 INFO  : 'con' command is executed.
14:57:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:57:56 INFO  : Disconnected from the channel tcfchan#74.
14:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:57 INFO  : 'jtag frequency' command is executed.
14:57:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:57 INFO  : Context for 'APU' is selected.
14:57:57 INFO  : System reset is completed.
14:58:00 INFO  : 'after 3000' command is executed.
14:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:58:03 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:03 INFO  : Context for 'APU' is selected.
14:58:04 INFO  : 'ps7_init' command is executed.
14:58:04 INFO  : 'ps7_post_config' command is executed.
14:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:05 INFO  : Memory regions updated for context APU
14:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:05 INFO  : 'con' command is executed.
14:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:58:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:59:01 INFO  : Disconnected from the channel tcfchan#75.
14:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:02 INFO  : 'jtag frequency' command is executed.
14:59:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:02 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : System reset is completed.
14:59:05 INFO  : 'after 3000' command is executed.
14:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:59:08 INFO  : Context for 'APU' is selected.
14:59:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:08 INFO  : Context for 'APU' is selected.
14:59:09 INFO  : 'ps7_init' command is executed.
14:59:09 INFO  : 'ps7_post_config' command is executed.
14:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:10 INFO  : Memory regions updated for context APU
14:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:11 INFO  : 'con' command is executed.
14:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:00:17 INFO  : Disconnected from the channel tcfchan#76.
15:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:18 INFO  : 'jtag frequency' command is executed.
15:00:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:18 INFO  : Context for 'APU' is selected.
15:00:18 INFO  : System reset is completed.
15:00:22 INFO  : 'after 3000' command is executed.
15:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:00:24 INFO  : Context for 'APU' is selected.
15:00:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:24 INFO  : Context for 'APU' is selected.
15:00:25 INFO  : 'ps7_init' command is executed.
15:00:25 INFO  : 'ps7_post_config' command is executed.
15:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:26 INFO  : Memory regions updated for context APU
15:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:26 INFO  : 'con' command is executed.
15:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:01:17 INFO  : Disconnected from the channel tcfchan#77.
15:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:19 INFO  : 'jtag frequency' command is executed.
15:01:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:19 INFO  : Context for 'APU' is selected.
15:01:19 INFO  : System reset is completed.
15:01:22 INFO  : 'after 3000' command is executed.
15:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:01:25 INFO  : Context for 'APU' is selected.
15:01:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:25 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : 'ps7_init' command is executed.
15:01:26 INFO  : 'ps7_post_config' command is executed.
15:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:27 INFO  : Memory regions updated for context APU
15:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : 'con' command is executed.
15:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:03:05 INFO  : Disconnected from the channel tcfchan#78.
15:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:07 INFO  : 'jtag frequency' command is executed.
15:03:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:07 INFO  : Context for 'APU' is selected.
15:03:08 ERROR : AP transaction error, DAP status f0000021
15:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:16 INFO  : 'jtag frequency' command is executed.
15:03:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:16 INFO  : Context for 'APU' is selected.
15:03:16 ERROR : AP transaction error, DAP status f0000021
15:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:03:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:29 INFO  : 'jtag frequency' command is executed.
15:03:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:29 INFO  : Context for 'APU' is selected.
15:03:29 INFO  : System reset is completed.
15:03:32 INFO  : 'after 3000' command is executed.
15:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:03:36 INFO  : Context for 'APU' is selected.
15:03:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:36 INFO  : Context for 'APU' is selected.
15:03:37 INFO  : 'ps7_init' command is executed.
15:03:37 INFO  : 'ps7_post_config' command is executed.
15:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:38 INFO  : Memory regions updated for context APU
15:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:38 INFO  : 'con' command is executed.
15:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:04:48 INFO  : Disconnected from the channel tcfchan#79.
15:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:50 INFO  : 'jtag frequency' command is executed.
15:04:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:50 INFO  : Context for 'APU' is selected.
15:04:50 ERROR : AP transaction error, DAP status f0000021
15:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:58 INFO  : 'jtag frequency' command is executed.
15:05:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:58 INFO  : Context for 'APU' is selected.
15:05:58 ERROR : AP transaction error, DAP status f0000021
15:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:09 INFO  : 'jtag frequency' command is executed.
15:06:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:09 INFO  : Context for 'APU' is selected.
15:06:09 INFO  : System reset is completed.
15:06:12 INFO  : 'after 3000' command is executed.
15:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:06:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:06:16 INFO  : Context for 'APU' is selected.
15:06:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:16 INFO  : Context for 'APU' is selected.
15:06:17 INFO  : 'ps7_init' command is executed.
15:06:17 INFO  : 'ps7_post_config' command is executed.
15:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:18 INFO  : Memory regions updated for context APU
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : 'con' command is executed.
15:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:06:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:07:03 INFO  : Disconnected from the channel tcfchan#80.
15:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:05 INFO  : 'jtag frequency' command is executed.
15:07:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:05 INFO  : Context for 'APU' is selected.
15:07:05 INFO  : System reset is completed.
15:07:08 INFO  : 'after 3000' command is executed.
15:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:07:11 INFO  : Context for 'APU' is selected.
15:07:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:12 INFO  : Context for 'APU' is selected.
15:07:13 INFO  : 'ps7_init' command is executed.
15:07:13 INFO  : 'ps7_post_config' command is executed.
15:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:14 INFO  : Memory regions updated for context APU
15:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:14 INFO  : 'con' command is executed.
15:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:07:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:08:53 INFO  : Disconnected from the channel tcfchan#81.
15:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:55 INFO  : 'jtag frequency' command is executed.
15:08:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:55 INFO  : Context for 'APU' is selected.
15:08:55 INFO  : System reset is completed.
15:08:58 INFO  : 'after 3000' command is executed.
15:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:09:01 INFO  : Context for 'APU' is selected.
15:09:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:01 INFO  : Context for 'APU' is selected.
15:09:02 INFO  : 'ps7_init' command is executed.
15:09:02 INFO  : 'ps7_post_config' command is executed.
15:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:02 INFO  : Memory regions updated for context APU
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : 'con' command is executed.
15:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:09:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:10:44 INFO  : Disconnected from the channel tcfchan#82.
15:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:46 INFO  : 'jtag frequency' command is executed.
15:10:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:46 INFO  : Context for 'APU' is selected.
15:10:46 INFO  : System reset is completed.
15:10:49 INFO  : 'after 3000' command is executed.
15:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:10:51 INFO  : Context for 'APU' is selected.
15:10:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:52 INFO  : Context for 'APU' is selected.
15:10:52 INFO  : 'ps7_init' command is executed.
15:10:52 INFO  : 'ps7_post_config' command is executed.
15:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:53 INFO  : Memory regions updated for context APU
15:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:53 INFO  : 'con' command is executed.
15:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:10:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:11:38 INFO  : Disconnected from the channel tcfchan#83.
15:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:40 INFO  : 'jtag frequency' command is executed.
15:11:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:40 INFO  : Context for 'APU' is selected.
15:11:40 INFO  : System reset is completed.
15:11:43 INFO  : 'after 3000' command is executed.
15:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:11:46 INFO  : Context for 'APU' is selected.
15:11:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:46 INFO  : Context for 'APU' is selected.
15:11:48 INFO  : 'ps7_init' command is executed.
15:11:48 INFO  : 'ps7_post_config' command is executed.
15:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:49 INFO  : Memory regions updated for context APU
15:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:49 INFO  : 'con' command is executed.
15:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:13:42 INFO  : Disconnected from the channel tcfchan#84.
15:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:43 INFO  : 'jtag frequency' command is executed.
15:13:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:43 INFO  : Context for 'APU' is selected.
15:13:43 INFO  : System reset is completed.
15:13:46 INFO  : 'after 3000' command is executed.
15:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:13:49 INFO  : Context for 'APU' is selected.
15:13:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:49 INFO  : Context for 'APU' is selected.
15:13:50 INFO  : 'ps7_init' command is executed.
15:13:50 INFO  : 'ps7_post_config' command is executed.
15:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:51 INFO  : Memory regions updated for context APU
15:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:51 INFO  : 'con' command is executed.
15:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:15:14 INFO  : Disconnected from the channel tcfchan#85.
15:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:16 INFO  : 'jtag frequency' command is executed.
15:15:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:16 INFO  : Context for 'APU' is selected.
15:15:16 INFO  : System reset is completed.
15:15:19 INFO  : 'after 3000' command is executed.
15:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:15:22 INFO  : Context for 'APU' is selected.
15:15:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:22 INFO  : Context for 'APU' is selected.
15:15:23 INFO  : 'ps7_init' command is executed.
15:15:23 INFO  : 'ps7_post_config' command is executed.
15:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:24 INFO  : Memory regions updated for context APU
15:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:25 INFO  : 'con' command is executed.
15:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:17:26 INFO  : Disconnected from the channel tcfchan#86.
15:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:28 INFO  : 'jtag frequency' command is executed.
15:17:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:28 INFO  : Context for 'APU' is selected.
15:17:28 INFO  : System reset is completed.
15:17:31 INFO  : 'after 3000' command is executed.
15:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:17:34 INFO  : Context for 'APU' is selected.
15:17:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:34 INFO  : Context for 'APU' is selected.
15:17:35 INFO  : 'ps7_init' command is executed.
15:17:35 INFO  : 'ps7_post_config' command is executed.
15:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:36 INFO  : Memory regions updated for context APU
15:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:36 INFO  : 'con' command is executed.
15:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:18:45 INFO  : Disconnected from the channel tcfchan#87.
15:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:46 INFO  : 'jtag frequency' command is executed.
15:18:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:46 INFO  : Context for 'APU' is selected.
15:18:46 INFO  : System reset is completed.
15:18:49 INFO  : 'after 3000' command is executed.
15:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:18:52 INFO  : Context for 'APU' is selected.
15:18:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:18:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:52 INFO  : Context for 'APU' is selected.
15:18:53 INFO  : 'ps7_init' command is executed.
15:18:53 INFO  : 'ps7_post_config' command is executed.
15:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:54 INFO  : Memory regions updated for context APU
15:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:54 INFO  : 'con' command is executed.
15:18:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:20:22 INFO  : Disconnected from the channel tcfchan#88.
15:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:23 INFO  : 'jtag frequency' command is executed.
15:20:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:23 INFO  : Context for 'APU' is selected.
15:20:23 INFO  : System reset is completed.
15:20:26 INFO  : 'after 3000' command is executed.
15:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:20:29 INFO  : Context for 'APU' is selected.
15:20:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:29 INFO  : Context for 'APU' is selected.
15:20:30 INFO  : 'ps7_init' command is executed.
15:20:30 INFO  : 'ps7_post_config' command is executed.
15:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:31 INFO  : Memory regions updated for context APU
15:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:32 INFO  : 'con' command is executed.
15:20:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:21:10 INFO  : Disconnected from the channel tcfchan#89.
15:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:12 INFO  : 'jtag frequency' command is executed.
15:21:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:12 INFO  : Context for 'APU' is selected.
15:21:12 INFO  : System reset is completed.
15:21:15 INFO  : 'after 3000' command is executed.
15:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:21:18 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:18 INFO  : Context for 'APU' is selected.
15:21:20 INFO  : 'ps7_init' command is executed.
15:21:20 INFO  : 'ps7_post_config' command is executed.
15:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:20 INFO  : Memory regions updated for context APU
15:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:21 INFO  : 'con' command is executed.
15:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:30:24 INFO  : Disconnected from the channel tcfchan#90.
15:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:26 INFO  : 'jtag frequency' command is executed.
15:30:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:26 INFO  : Context for 'APU' is selected.
15:30:26 INFO  : System reset is completed.
15:30:29 INFO  : 'after 3000' command is executed.
15:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:30:31 INFO  : Context for 'APU' is selected.
15:30:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:32 INFO  : Context for 'APU' is selected.
15:30:33 INFO  : 'ps7_init' command is executed.
15:30:33 INFO  : 'ps7_post_config' command is executed.
15:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:34 INFO  : Memory regions updated for context APU
15:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:34 INFO  : 'con' command is executed.
15:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:31:27 INFO  : Disconnected from the channel tcfchan#91.
15:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:29 INFO  : 'jtag frequency' command is executed.
15:31:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:29 INFO  : Context for 'APU' is selected.
15:31:29 INFO  : System reset is completed.
15:31:32 INFO  : 'after 3000' command is executed.
15:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:31:35 INFO  : Context for 'APU' is selected.
15:31:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:35 INFO  : Context for 'APU' is selected.
15:31:36 INFO  : 'ps7_init' command is executed.
15:31:36 INFO  : 'ps7_post_config' command is executed.
15:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:37 INFO  : Memory regions updated for context APU
15:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:37 INFO  : 'con' command is executed.
15:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:33:06 INFO  : Disconnected from the channel tcfchan#92.
15:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:08 INFO  : 'jtag frequency' command is executed.
15:33:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:08 INFO  : Context for 'APU' is selected.
15:33:08 INFO  : System reset is completed.
15:33:11 INFO  : 'after 3000' command is executed.
15:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:33:14 INFO  : Context for 'APU' is selected.
15:33:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:14 INFO  : Context for 'APU' is selected.
15:33:15 INFO  : 'ps7_init' command is executed.
15:33:15 INFO  : 'ps7_post_config' command is executed.
15:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:15 INFO  : Memory regions updated for context APU
15:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:16 INFO  : 'con' command is executed.
15:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:33:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:37:15 INFO  : Disconnected from the channel tcfchan#93.
15:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:17 INFO  : 'jtag frequency' command is executed.
15:37:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:17 INFO  : Context for 'APU' is selected.
15:37:17 INFO  : System reset is completed.
15:37:20 INFO  : 'after 3000' command is executed.
15:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:37:23 INFO  : Context for 'APU' is selected.
15:37:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:24 INFO  : Context for 'APU' is selected.
15:37:25 INFO  : 'ps7_init' command is executed.
15:37:26 INFO  : 'ps7_post_config' command is executed.
15:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:27 INFO  : Memory regions updated for context APU
15:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:27 INFO  : 'con' command is executed.
15:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:14 INFO  : 'fpga -state' command is executed.
15:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:14 INFO  : 'jtag frequency' command is executed.
15:39:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:14 INFO  : Context for 'APU' is selected.
15:39:14 INFO  : 'stop' command is executed.
15:39:15 INFO  : 'ps7_init' command is executed.
15:39:15 INFO  : 'ps7_post_config' command is executed.
15:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:16 INFO  : Memory regions updated for context APU
15:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:17 INFO  : 'con' command is executed.
15:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:39:45 INFO  : Disconnected from the channel tcfchan#94.
15:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:46 INFO  : 'fpga -state' command is executed.
15:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:47 INFO  : 'jtag frequency' command is executed.
15:39:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:47 INFO  : Context for 'APU' is selected.
15:39:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:47 INFO  : Context for 'APU' is selected.
15:39:47 INFO  : 'stop' command is executed.
15:39:48 INFO  : 'ps7_init' command is executed.
15:39:48 INFO  : 'ps7_post_config' command is executed.
15:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:49 INFO  : Memory regions updated for context APU
15:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:50 INFO  : 'con' command is executed.
15:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:41:32 INFO  : Disconnected from the channel tcfchan#95.
15:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:33 INFO  : 'fpga -state' command is executed.
15:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:34 INFO  : 'jtag frequency' command is executed.
15:41:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:34 INFO  : Context for 'APU' is selected.
15:41:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:34 INFO  : Context for 'APU' is selected.
15:41:34 INFO  : 'stop' command is executed.
15:41:35 INFO  : 'ps7_init' command is executed.
15:41:35 INFO  : 'ps7_post_config' command is executed.
15:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:36 INFO  : Memory regions updated for context APU
15:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:36 INFO  : 'con' command is executed.
15:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:41:54 INFO  : Disconnected from the channel tcfchan#96.
15:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:56 INFO  : 'fpga -state' command is executed.
15:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:59 INFO  : 'jtag frequency' command is executed.
15:41:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:59 INFO  : Context for 'APU' is selected.
15:41:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:00 INFO  : Context for 'APU' is selected.
15:42:00 INFO  : 'stop' command is executed.
15:42:01 INFO  : 'ps7_init' command is executed.
15:42:01 INFO  : 'ps7_post_config' command is executed.
15:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:02 INFO  : Memory regions updated for context APU
15:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:03 INFO  : 'con' command is executed.
15:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:42:29 WARN  : channel "tcfchan#67" closed
15:42:29 WARN  : channel "tcfchan#94" closed
15:42:29 INFO  : Disconnected from the channel tcfchan#97.
15:44:08 INFO  : Registering command handlers for SDK TCF services
15:44:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
15:44:52 INFO  : XSCT server has started successfully.
15:45:14 INFO  : Successfully done setting XSCT server connection channel  
15:45:14 INFO  : Successfully done setting SDK workspace  
15:45:14 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
15:45:14 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:56 INFO  : 'jtag frequency' command is executed.
15:45:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:56 INFO  : Context for 'APU' is selected.
15:45:56 ERROR : AP transaction error, DAP status f0000021
15:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

15:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:11 INFO  : 'jtag frequency' command is executed.
15:46:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:11 INFO  : Context for 'APU' is selected.
15:46:12 INFO  : System reset is completed.
15:46:15 INFO  : 'after 3000' command is executed.
15:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:46:17 INFO  : Context for 'APU' is selected.
15:46:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:46:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:18 INFO  : Context for 'APU' is selected.
15:46:18 INFO  : 'ps7_init' command is executed.
15:46:18 INFO  : 'ps7_post_config' command is executed.
15:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:19 INFO  : Memory regions updated for context APU
15:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:19 INFO  : 'con' command is executed.
15:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:46:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:46:43 INFO  : Disconnected from the channel tcfchan#1.
15:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:44 INFO  : 'jtag frequency' command is executed.
15:46:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:44 INFO  : Context for 'APU' is selected.
15:46:44 INFO  : System reset is completed.
15:46:47 INFO  : 'after 3000' command is executed.
15:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:46:50 INFO  : Context for 'APU' is selected.
15:46:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:54 INFO  : Context for 'APU' is selected.
15:46:55 INFO  : 'ps7_init' command is executed.
15:46:55 INFO  : 'ps7_post_config' command is executed.
15:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:56 INFO  : Memory regions updated for context APU
15:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:56 INFO  : 'con' command is executed.
15:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:46:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:18 INFO  : 'fpga -state' command is executed.
15:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:18 INFO  : 'jtag frequency' command is executed.
15:47:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:18 INFO  : Context for 'APU' is selected.
15:47:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:18 INFO  : Context for 'APU' is selected.
15:47:18 INFO  : 'stop' command is executed.
15:47:19 INFO  : 'ps7_init' command is executed.
15:47:20 INFO  : 'ps7_post_config' command is executed.
15:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:21 INFO  : 'con' command is executed.
15:47:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:21 INFO  : Disconnected from the channel tcfchan#2.
15:47:53 WARN  : channel "tcfchan#2" closed
15:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:55 INFO  : 'jtag frequency' command is executed.
15:47:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:55 INFO  : Context for 'APU' is selected.
15:47:55 INFO  : System reset is completed.
15:47:58 INFO  : 'after 3000' command is executed.
15:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:48:01 INFO  : Context for 'APU' is selected.
15:48:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:01 INFO  : Context for 'APU' is selected.
15:48:02 INFO  : 'ps7_init' command is executed.
15:48:02 INFO  : 'ps7_post_config' command is executed.
15:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:02 INFO  : Memory regions updated for context APU
15:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:03 INFO  : 'con' command is executed.
15:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:49:49 INFO  : Disconnected from the channel tcfchan#3.
15:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:51 INFO  : 'jtag frequency' command is executed.
15:49:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:51 INFO  : Context for 'APU' is selected.
15:49:51 INFO  : System reset is completed.
15:49:54 INFO  : 'after 3000' command is executed.
15:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:49:57 INFO  : Context for 'APU' is selected.
15:50:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:01 INFO  : Context for 'APU' is selected.
15:50:01 INFO  : 'ps7_init' command is executed.
15:50:01 INFO  : 'ps7_post_config' command is executed.
15:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:02 INFO  : Memory regions updated for context APU
15:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:02 INFO  : 'con' command is executed.
15:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:51:17 INFO  : Disconnected from the channel tcfchan#4.
15:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:19 INFO  : 'jtag frequency' command is executed.
15:51:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:19 INFO  : Context for 'APU' is selected.
15:51:19 INFO  : System reset is completed.
15:51:22 INFO  : 'after 3000' command is executed.
15:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:51:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:51:25 INFO  : Context for 'APU' is selected.
15:51:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:29 INFO  : Context for 'APU' is selected.
15:51:30 INFO  : 'ps7_init' command is executed.
15:51:30 INFO  : 'ps7_post_config' command is executed.
15:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:30 INFO  : Memory regions updated for context APU
15:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:31 INFO  : 'con' command is executed.
15:51:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:51:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:54:02 INFO  : Disconnected from the channel tcfchan#5.
15:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:03 INFO  : 'jtag frequency' command is executed.
15:54:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:03 INFO  : Context for 'APU' is selected.
15:54:03 INFO  : System reset is completed.
15:54:06 INFO  : 'after 3000' command is executed.
15:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:54:09 INFO  : Context for 'APU' is selected.
15:54:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:13 INFO  : Context for 'APU' is selected.
15:54:13 INFO  : 'ps7_init' command is executed.
15:54:14 INFO  : 'ps7_post_config' command is executed.
15:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:14 INFO  : Memory regions updated for context APU
15:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:15 INFO  : 'con' command is executed.
15:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:54:39 INFO  : Disconnected from the channel tcfchan#6.
15:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:40 INFO  : 'jtag frequency' command is executed.
15:54:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : System reset is completed.
15:54:44 INFO  : 'after 3000' command is executed.
15:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:54:46 INFO  : Context for 'APU' is selected.
15:54:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:50 INFO  : Context for 'APU' is selected.
15:54:50 INFO  : 'ps7_init' command is executed.
15:54:50 INFO  : 'ps7_post_config' command is executed.
15:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:51 INFO  : Memory regions updated for context APU
15:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : 'con' command is executed.
15:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:55:13 INFO  : Disconnected from the channel tcfchan#7.
15:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:14 INFO  : 'jtag frequency' command is executed.
15:55:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:14 INFO  : Context for 'APU' is selected.
15:55:15 INFO  : System reset is completed.
15:55:18 INFO  : 'after 3000' command is executed.
15:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:55:20 INFO  : Context for 'APU' is selected.
15:55:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:24 INFO  : Context for 'APU' is selected.
15:55:25 INFO  : 'ps7_init' command is executed.
15:55:25 INFO  : 'ps7_post_config' command is executed.
15:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:25 INFO  : Memory regions updated for context APU
15:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:25 INFO  : 'con' command is executed.
15:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:55:44 INFO  : Disconnected from the channel tcfchan#8.
15:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:45 INFO  : 'jtag frequency' command is executed.
15:55:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:45 INFO  : Context for 'APU' is selected.
15:55:45 INFO  : System reset is completed.
15:55:48 INFO  : 'after 3000' command is executed.
15:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:55:51 INFO  : Context for 'APU' is selected.
15:55:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:55 INFO  : Context for 'APU' is selected.
15:55:55 INFO  : 'ps7_init' command is executed.
15:55:55 INFO  : 'ps7_post_config' command is executed.
15:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:56 INFO  : Memory regions updated for context APU
15:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:56 INFO  : 'con' command is executed.
15:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:56:17 INFO  : Disconnected from the channel tcfchan#9.
15:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:19 INFO  : 'jtag frequency' command is executed.
15:56:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:19 INFO  : Context for 'APU' is selected.
15:56:19 INFO  : System reset is completed.
15:56:22 INFO  : 'after 3000' command is executed.
15:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:56:25 INFO  : Context for 'APU' is selected.
15:56:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:28 INFO  : Context for 'APU' is selected.
15:56:29 INFO  : 'ps7_init' command is executed.
15:56:29 INFO  : 'ps7_post_config' command is executed.
15:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:29 INFO  : Memory regions updated for context APU
15:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:30 INFO  : 'con' command is executed.
15:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:57:14 INFO  : Disconnected from the channel tcfchan#10.
15:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:15 INFO  : 'jtag frequency' command is executed.
15:57:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : System reset is completed.
15:57:18 INFO  : 'after 3000' command is executed.
15:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:57:21 INFO  : Context for 'APU' is selected.
15:57:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:25 INFO  : Context for 'APU' is selected.
15:57:26 INFO  : 'ps7_init' command is executed.
15:57:26 INFO  : 'ps7_post_config' command is executed.
15:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:27 INFO  : Memory regions updated for context APU
15:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:27 INFO  : 'con' command is executed.
15:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:36 INFO  : 'fpga -state' command is executed.
15:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:37 INFO  : 'jtag frequency' command is executed.
15:57:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:37 INFO  : Context for 'APU' is selected.
15:57:37 INFO  : 'stop' command is executed.
15:57:38 INFO  : 'ps7_init' command is executed.
15:57:38 INFO  : 'ps7_post_config' command is executed.
15:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:39 INFO  : 'con' command is executed.
15:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:39 INFO  : Disconnected from the channel tcfchan#11.
15:57:56 WARN  : channel "tcfchan#11" closed
15:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:57 INFO  : 'jtag frequency' command is executed.
15:57:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:57 INFO  : Context for 'APU' is selected.
15:57:57 INFO  : System reset is completed.
15:58:00 INFO  : 'after 3000' command is executed.
15:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:58:03 INFO  : Context for 'APU' is selected.
15:58:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:03 INFO  : Context for 'APU' is selected.
15:58:04 INFO  : 'ps7_init' command is executed.
15:58:04 INFO  : 'ps7_post_config' command is executed.
15:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:04 INFO  : Memory regions updated for context APU
15:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:05 INFO  : 'con' command is executed.
15:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:59:34 INFO  : Disconnected from the channel tcfchan#12.
15:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:36 INFO  : 'jtag frequency' command is executed.
15:59:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:36 INFO  : Context for 'APU' is selected.
15:59:36 INFO  : System reset is completed.
15:59:39 INFO  : 'after 3000' command is executed.
15:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:41 INFO  : Context for 'APU' is selected.
15:59:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:46 INFO  : Context for 'APU' is selected.
15:59:47 INFO  : 'ps7_init' command is executed.
15:59:47 INFO  : 'ps7_post_config' command is executed.
15:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:48 INFO  : Memory regions updated for context APU
15:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:49 INFO  : 'con' command is executed.
15:59:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:00:08 INFO  : Disconnected from the channel tcfchan#13.
16:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:10 INFO  : 'jtag frequency' command is executed.
16:00:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:10 INFO  : Context for 'APU' is selected.
16:00:10 INFO  : System reset is completed.
16:00:13 INFO  : 'after 3000' command is executed.
16:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:00:16 INFO  : Context for 'APU' is selected.
16:00:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:20 INFO  : Context for 'APU' is selected.
16:00:21 INFO  : 'ps7_init' command is executed.
16:00:21 INFO  : 'ps7_post_config' command is executed.
16:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:21 INFO  : Memory regions updated for context APU
16:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:22 INFO  : 'con' command is executed.
16:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:07:53 INFO  : Disconnected from the channel tcfchan#14.
16:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:54 INFO  : 'jtag frequency' command is executed.
16:07:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:55 INFO  : Context for 'APU' is selected.
16:07:55 INFO  : System reset is completed.
16:07:58 INFO  : 'after 3000' command is executed.
16:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:08:01 INFO  : Context for 'APU' is selected.
16:08:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:12 INFO  : Context for 'APU' is selected.
16:08:13 INFO  : 'ps7_init' command is executed.
16:08:13 INFO  : 'ps7_post_config' command is executed.
16:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:14 INFO  : Memory regions updated for context APU
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : 'con' command is executed.
16:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:08:36 INFO  : Disconnected from the channel tcfchan#15.
16:27:46 INFO  : Registering command handlers for SDK TCF services
16:27:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
16:27:57 INFO  : XSCT server has started successfully.
16:28:16 INFO  : Successfully done setting XSCT server connection channel  
16:28:16 INFO  : Successfully done setting SDK workspace  
16:28:16 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
16:28:16 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:14 INFO  : 'jtag frequency' command is executed.
16:33:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:14 INFO  : Context for 'APU' is selected.
16:33:14 INFO  : System reset is completed.
16:33:17 INFO  : 'after 3000' command is executed.
16:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:33:20 INFO  : Context for 'APU' is selected.
16:33:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:20 INFO  : Context for 'APU' is selected.
16:33:21 INFO  : 'ps7_init' command is executed.
16:33:21 INFO  : 'ps7_post_config' command is executed.
16:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:21 INFO  : Memory regions updated for context APU
16:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:22 INFO  : 'con' command is executed.
16:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:47:26 INFO  : Disconnected from the channel tcfchan#1.
16:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:27 INFO  : 'jtag frequency' command is executed.
16:47:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:27 INFO  : Context for 'APU' is selected.
16:47:28 INFO  : System reset is completed.
16:47:31 INFO  : 'after 3000' command is executed.
16:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:47:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:47:33 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:37 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : 'ps7_init' command is executed.
16:47:37 INFO  : 'ps7_post_config' command is executed.
16:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:38 INFO  : Memory regions updated for context APU
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : 'con' command is executed.
16:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:49:30 INFO  : Disconnected from the channel tcfchan#2.
16:49:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:31 INFO  : 'jtag frequency' command is executed.
16:49:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:31 INFO  : Context for 'APU' is selected.
16:49:31 INFO  : System reset is completed.
16:49:34 INFO  : 'after 3000' command is executed.
16:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:49:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:49:37 INFO  : Context for 'APU' is selected.
16:49:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:40 INFO  : Context for 'APU' is selected.
16:49:41 INFO  : 'ps7_init' command is executed.
16:49:41 INFO  : 'ps7_post_config' command is executed.
16:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:41 INFO  : Memory regions updated for context APU
16:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:41 INFO  : 'con' command is executed.
16:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:49:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:49:52 INFO  : Disconnected from the channel tcfchan#3.
16:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:54 INFO  : 'jtag frequency' command is executed.
16:49:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:54 INFO  : Context for 'APU' is selected.
16:49:54 INFO  : System reset is completed.
16:49:57 INFO  : 'after 3000' command is executed.
16:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:50:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:50:00 INFO  : Context for 'APU' is selected.
16:50:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:50:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:02 INFO  : Context for 'APU' is selected.
16:50:03 INFO  : 'ps7_init' command is executed.
16:50:03 INFO  : 'ps7_post_config' command is executed.
16:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:04 INFO  : Memory regions updated for context APU
16:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:04 INFO  : 'con' command is executed.
16:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:50:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:50:47 INFO  : Disconnected from the channel tcfchan#4.
16:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:50:49 INFO  : 'jtag frequency' command is executed.
16:50:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:49 INFO  : Context for 'APU' is selected.
16:50:49 INFO  : System reset is completed.
16:50:52 INFO  : 'after 3000' command is executed.
16:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:50:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:50:54 INFO  : Context for 'APU' is selected.
16:50:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:57 INFO  : Context for 'APU' is selected.
16:50:58 INFO  : 'ps7_init' command is executed.
16:50:58 INFO  : 'ps7_post_config' command is executed.
16:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:58 INFO  : Memory regions updated for context APU
16:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:59 INFO  : 'con' command is executed.
16:50:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:50:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:55:31 INFO  : Disconnected from the channel tcfchan#5.
16:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:32 INFO  : 'jtag frequency' command is executed.
16:55:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:32 INFO  : Context for 'APU' is selected.
16:55:32 INFO  : System reset is completed.
16:55:35 INFO  : 'after 3000' command is executed.
16:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:55:38 INFO  : Context for 'APU' is selected.
16:55:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:42 INFO  : Context for 'APU' is selected.
16:55:42 INFO  : 'ps7_init' command is executed.
16:55:42 INFO  : 'ps7_post_config' command is executed.
16:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:43 INFO  : Memory regions updated for context APU
16:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:43 INFO  : 'con' command is executed.
16:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:27 INFO  : Disconnected from the channel tcfchan#6.
17:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:29 INFO  : 'jtag frequency' command is executed.
17:07:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:29 INFO  : Context for 'APU' is selected.
17:07:29 INFO  : System reset is completed.
17:07:32 INFO  : 'after 3000' command is executed.
17:07:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:34 INFO  : Context for 'APU' is selected.
17:07:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:38 INFO  : Context for 'APU' is selected.
17:07:39 INFO  : 'ps7_init' command is executed.
17:07:39 INFO  : 'ps7_post_config' command is executed.
17:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:40 INFO  : Memory regions updated for context APU
17:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:40 INFO  : 'con' command is executed.
17:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:10:04 INFO  : Disconnected from the channel tcfchan#7.
17:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:05 INFO  : 'jtag frequency' command is executed.
17:10:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:05 INFO  : Context for 'APU' is selected.
17:10:05 INFO  : System reset is completed.
17:10:08 INFO  : 'after 3000' command is executed.
17:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:10:11 INFO  : Context for 'APU' is selected.
17:10:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:10:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:14 INFO  : Context for 'APU' is selected.
17:10:15 INFO  : 'ps7_init' command is executed.
17:10:15 INFO  : 'ps7_post_config' command is executed.
17:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:15 INFO  : Memory regions updated for context APU
17:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:16 INFO  : 'con' command is executed.
17:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:09:10 INFO  : Disconnected from the channel tcfchan#8.
18:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:11 INFO  : 'jtag frequency' command is executed.
18:09:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:09:11 INFO  : Context for 'APU' is selected.
18:09:11 INFO  : System reset is completed.
18:09:14 INFO  : 'after 3000' command is executed.
18:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:09:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:09:17 INFO  : Context for 'APU' is selected.
18:09:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:21 INFO  : Context for 'APU' is selected.
18:09:22 INFO  : 'ps7_init' command is executed.
18:09:22 INFO  : 'ps7_post_config' command is executed.
18:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:22 INFO  : Memory regions updated for context APU
18:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:23 INFO  : 'con' command is executed.
18:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:09:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:10:47 INFO  : Disconnected from the channel tcfchan#9.
18:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:49 INFO  : 'jtag frequency' command is executed.
18:10:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:49 INFO  : Context for 'APU' is selected.
18:10:49 INFO  : System reset is completed.
18:10:52 INFO  : 'after 3000' command is executed.
18:10:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:10:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:10:55 INFO  : Context for 'APU' is selected.
18:10:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:59 INFO  : Context for 'APU' is selected.
18:10:59 INFO  : 'ps7_init' command is executed.
18:10:59 INFO  : 'ps7_post_config' command is executed.
18:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:00 INFO  : Memory regions updated for context APU
18:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:00 INFO  : 'con' command is executed.
18:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:11:10 INFO  : Disconnected from the channel tcfchan#10.
18:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:11 INFO  : 'jtag frequency' command is executed.
18:11:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:11 INFO  : Context for 'APU' is selected.
18:11:11 INFO  : System reset is completed.
18:11:14 INFO  : 'after 3000' command is executed.
18:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:11:17 INFO  : Context for 'APU' is selected.
18:11:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:21 INFO  : Context for 'APU' is selected.
18:11:21 INFO  : 'ps7_init' command is executed.
18:11:22 INFO  : 'ps7_post_config' command is executed.
18:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:22 INFO  : Memory regions updated for context APU
18:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:22 INFO  : 'con' command is executed.
18:11:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:14:31 INFO  : Disconnected from the channel tcfchan#11.
18:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:33 INFO  : 'jtag frequency' command is executed.
18:14:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:33 INFO  : Context for 'APU' is selected.
18:14:33 INFO  : System reset is completed.
18:14:36 INFO  : 'after 3000' command is executed.
18:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:14:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:14:39 INFO  : Context for 'APU' is selected.
18:14:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:43 INFO  : Context for 'APU' is selected.
18:14:43 INFO  : 'ps7_init' command is executed.
18:14:43 INFO  : 'ps7_post_config' command is executed.
18:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:44 INFO  : Memory regions updated for context APU
18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : 'con' command is executed.
18:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:14:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:15:21 INFO  : Disconnected from the channel tcfchan#12.
18:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:22 INFO  : 'jtag frequency' command is executed.
18:15:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:22 INFO  : Context for 'APU' is selected.
18:15:23 INFO  : System reset is completed.
18:15:26 INFO  : 'after 3000' command is executed.
18:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:15:28 INFO  : Context for 'APU' is selected.
18:15:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:32 INFO  : Context for 'APU' is selected.
18:15:33 INFO  : 'ps7_init' command is executed.
18:15:33 INFO  : 'ps7_post_config' command is executed.
18:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:33 INFO  : Memory regions updated for context APU
18:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:33 INFO  : 'con' command is executed.
18:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:15:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:15:45 INFO  : Disconnected from the channel tcfchan#13.
18:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:46 INFO  : 'jtag frequency' command is executed.
18:15:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:46 INFO  : Context for 'APU' is selected.
18:15:46 INFO  : System reset is completed.
18:15:49 INFO  : 'after 3000' command is executed.
18:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:15:52 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:55 INFO  : Context for 'APU' is selected.
18:15:56 INFO  : 'ps7_init' command is executed.
18:15:56 INFO  : 'ps7_post_config' command is executed.
18:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:56 INFO  : Memory regions updated for context APU
18:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:57 INFO  : 'con' command is executed.
18:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:15:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:15:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:57 INFO  : 'jtag frequency' command is executed.
18:15:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:57 INFO  : Context for 'APU' is selected.
18:15:57 INFO  : System reset is completed.
18:16:00 INFO  : 'after 3000' command is executed.
18:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:16:03 INFO  : Context for 'APU' is selected.
18:16:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:03 INFO  : Context for 'APU' is selected.
18:16:03 INFO  : 'ps7_init' command is executed.
18:16:03 INFO  : 'ps7_post_config' command is executed.
18:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:04 INFO  : Memory regions updated for context APU
18:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:04 INFO  : 'con' command is executed.
18:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:19:13 INFO  : Disconnected from the channel tcfchan#14.
18:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:15 INFO  : 'jtag frequency' command is executed.
18:19:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:15 INFO  : Context for 'APU' is selected.
18:19:15 INFO  : System reset is completed.
18:19:18 INFO  : 'after 3000' command is executed.
18:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:19:21 INFO  : Context for 'APU' is selected.
18:19:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:24 INFO  : Context for 'APU' is selected.
18:19:24 INFO  : 'ps7_init' command is executed.
18:19:24 INFO  : 'ps7_post_config' command is executed.
18:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:25 INFO  : Memory regions updated for context APU
18:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:25 INFO  : 'con' command is executed.
18:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:19:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:21:05 INFO  : Disconnected from the channel tcfchan#15.
18:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:21:06 INFO  : 'jtag frequency' command is executed.
18:21:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:07 INFO  : Context for 'APU' is selected.
18:21:07 INFO  : System reset is completed.
18:21:10 INFO  : 'after 3000' command is executed.
18:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:21:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:21:12 INFO  : Context for 'APU' is selected.
18:21:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:15 INFO  : Context for 'APU' is selected.
18:21:16 INFO  : 'ps7_init' command is executed.
18:21:16 INFO  : 'ps7_post_config' command is executed.
18:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:17 INFO  : Memory regions updated for context APU
18:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:17 INFO  : 'con' command is executed.
18:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:21:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:22:03 INFO  : Disconnected from the channel tcfchan#16.
18:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:04 INFO  : 'jtag frequency' command is executed.
18:22:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:04 INFO  : Context for 'APU' is selected.
18:22:05 INFO  : System reset is completed.
18:22:08 INFO  : 'after 3000' command is executed.
18:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:22:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:22:10 INFO  : Context for 'APU' is selected.
18:22:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:22:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:14 INFO  : Context for 'APU' is selected.
18:22:14 INFO  : 'ps7_init' command is executed.
18:22:14 INFO  : 'ps7_post_config' command is executed.
18:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:15 INFO  : Memory regions updated for context APU
18:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : 'con' command is executed.
18:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:23:26 INFO  : Disconnected from the channel tcfchan#17.
18:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:27 INFO  : 'jtag frequency' command is executed.
18:23:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:27 INFO  : Context for 'APU' is selected.
18:23:27 INFO  : System reset is completed.
18:23:30 INFO  : 'after 3000' command is executed.
18:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:23:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:23:33 INFO  : Context for 'APU' is selected.
18:23:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:36 INFO  : Context for 'APU' is selected.
18:23:37 INFO  : 'ps7_init' command is executed.
18:23:37 INFO  : 'ps7_post_config' command is executed.
18:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:38 INFO  : Memory regions updated for context APU
18:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:38 INFO  : 'con' command is executed.
18:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:23:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:23:59 INFO  : Disconnected from the channel tcfchan#18.
18:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:00 INFO  : 'jtag frequency' command is executed.
18:24:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:00 INFO  : Context for 'APU' is selected.
18:24:00 INFO  : System reset is completed.
18:24:03 INFO  : 'after 3000' command is executed.
18:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:24:06 INFO  : Context for 'APU' is selected.
18:24:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:09 INFO  : Context for 'APU' is selected.
18:24:10 INFO  : 'ps7_init' command is executed.
18:24:10 INFO  : 'ps7_post_config' command is executed.
18:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:11 INFO  : Memory regions updated for context APU
18:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:11 INFO  : 'con' command is executed.
18:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:24:19 INFO  : Disconnected from the channel tcfchan#19.
18:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:20 INFO  : 'jtag frequency' command is executed.
18:24:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:20 INFO  : Context for 'APU' is selected.
18:24:21 INFO  : System reset is completed.
18:24:24 INFO  : 'after 3000' command is executed.
18:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:24:26 INFO  : Context for 'APU' is selected.
18:24:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:30 INFO  : Context for 'APU' is selected.
18:24:30 INFO  : 'ps7_init' command is executed.
18:24:30 INFO  : 'ps7_post_config' command is executed.
18:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:31 INFO  : Memory regions updated for context APU
18:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:31 INFO  : 'con' command is executed.
18:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:25:37 INFO  : Disconnected from the channel tcfchan#20.
18:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:25:39 INFO  : 'jtag frequency' command is executed.
18:25:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:39 INFO  : Context for 'APU' is selected.
18:25:39 INFO  : System reset is completed.
18:25:42 INFO  : 'after 3000' command is executed.
18:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:25:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:25:44 INFO  : Context for 'APU' is selected.
18:25:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:48 INFO  : Context for 'APU' is selected.
18:25:48 INFO  : 'ps7_init' command is executed.
18:25:48 INFO  : 'ps7_post_config' command is executed.
18:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:49 INFO  : Memory regions updated for context APU
18:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:49 INFO  : 'con' command is executed.
18:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:25:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:29:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573294226336,  Project:1573112940530
18:29:35 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:29:38 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
18:29:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:30:01 INFO  : 
18:30:02 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
18:30:02 INFO  : Clearing existing target manager status.
18:30:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:30:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:34:10 INFO  : Disconnected from the channel tcfchan#21.
18:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:12 INFO  : 'jtag frequency' command is executed.
18:34:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:12 INFO  : Context for 'APU' is selected.
18:34:12 INFO  : System reset is completed.
18:34:15 INFO  : 'after 3000' command is executed.
18:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:34:17 INFO  : Context for 'APU' is selected.
18:34:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:17 INFO  : Context for 'APU' is selected.
18:34:18 INFO  : 'ps7_init' command is executed.
18:34:18 INFO  : 'ps7_post_config' command is executed.
18:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:19 INFO  : Memory regions updated for context APU
18:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:19 INFO  : 'con' command is executed.
18:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:34:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:34:59 INFO  : Disconnected from the channel tcfchan#22.
18:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:00 INFO  : 'jtag frequency' command is executed.
18:35:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:00 INFO  : Context for 'APU' is selected.
18:35:01 INFO  : System reset is completed.
18:35:04 INFO  : 'after 3000' command is executed.
18:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:35:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:35:06 INFO  : Context for 'APU' is selected.
18:35:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:09 INFO  : Context for 'APU' is selected.
18:35:10 INFO  : 'ps7_init' command is executed.
18:35:10 INFO  : 'ps7_post_config' command is executed.
18:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:10 INFO  : Memory regions updated for context APU
18:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:11 INFO  : 'con' command is executed.
18:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:35:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:35:41 INFO  : Disconnected from the channel tcfchan#23.
18:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:54 INFO  : 'jtag frequency' command is executed.
18:39:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : System reset is completed.
18:39:57 INFO  : 'after 3000' command is executed.
18:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:40:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:40:00 INFO  : Context for 'APU' is selected.
18:40:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:40:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:00 INFO  : Context for 'APU' is selected.
18:40:01 INFO  : 'ps7_init' command is executed.
18:40:01 INFO  : 'ps7_post_config' command is executed.
18:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:01 INFO  : Memory regions updated for context APU
18:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:02 INFO  : 'con' command is executed.
18:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:40:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:48:08 INFO  : Disconnected from the channel tcfchan#24.
18:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:09 INFO  : 'jtag frequency' command is executed.
18:48:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:09 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : System reset is completed.
18:48:13 INFO  : 'after 3000' command is executed.
18:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:48:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:48:15 INFO  : Context for 'APU' is selected.
18:48:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:15 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : 'ps7_init' command is executed.
18:48:16 INFO  : 'ps7_post_config' command is executed.
18:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:16 INFO  : Memory regions updated for context APU
18:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:17 INFO  : 'con' command is executed.
18:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:48:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:52:49 INFO  : Disconnected from the channel tcfchan#25.
18:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:50 INFO  : 'jtag frequency' command is executed.
18:52:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:50 INFO  : Context for 'APU' is selected.
18:52:50 INFO  : System reset is completed.
18:52:53 INFO  : 'after 3000' command is executed.
18:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:52:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:52:56 INFO  : Context for 'APU' is selected.
18:52:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:52:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:56 INFO  : Context for 'APU' is selected.
18:52:56 INFO  : 'ps7_init' command is executed.
18:52:56 INFO  : 'ps7_post_config' command is executed.
18:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:57 INFO  : Memory regions updated for context APU
18:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:57 INFO  : 'con' command is executed.
18:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:52:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:53:46 INFO  : Disconnected from the channel tcfchan#26.
18:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:47 INFO  : 'jtag frequency' command is executed.
18:53:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:47 INFO  : Context for 'APU' is selected.
18:53:48 INFO  : System reset is completed.
18:53:51 INFO  : 'after 3000' command is executed.
18:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:53:53 INFO  : Context for 'APU' is selected.
18:53:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:53 INFO  : Context for 'APU' is selected.
18:53:54 INFO  : 'ps7_init' command is executed.
18:53:54 INFO  : 'ps7_post_config' command is executed.
18:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:54 INFO  : Memory regions updated for context APU
18:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:55 INFO  : 'con' command is executed.
18:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:56:01 INFO  : Disconnected from the channel tcfchan#27.
18:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:02 INFO  : 'jtag frequency' command is executed.
18:56:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:02 INFO  : Context for 'APU' is selected.
18:56:02 INFO  : System reset is completed.
18:56:05 INFO  : 'after 3000' command is executed.
18:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:56:08 INFO  : Context for 'APU' is selected.
18:56:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:08 INFO  : Context for 'APU' is selected.
18:56:09 INFO  : 'ps7_init' command is executed.
18:56:09 INFO  : 'ps7_post_config' command is executed.
18:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:09 INFO  : Memory regions updated for context APU
18:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:10 INFO  : 'con' command is executed.
18:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:56:21 INFO  : Disconnected from the channel tcfchan#28.
18:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:22 INFO  : 'jtag frequency' command is executed.
18:56:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:23 INFO  : Context for 'APU' is selected.
18:56:23 INFO  : System reset is completed.
18:56:26 INFO  : 'after 3000' command is executed.
18:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:56:28 INFO  : Context for 'APU' is selected.
18:56:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:28 INFO  : Context for 'APU' is selected.
18:56:29 INFO  : 'ps7_init' command is executed.
18:56:29 INFO  : 'ps7_post_config' command is executed.
18:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:30 INFO  : Memory regions updated for context APU
18:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:30 INFO  : 'con' command is executed.
18:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:57:21 INFO  : Disconnected from the channel tcfchan#29.
18:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:23 INFO  : 'jtag frequency' command is executed.
18:57:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:23 INFO  : Context for 'APU' is selected.
18:57:23 INFO  : System reset is completed.
18:57:26 INFO  : 'after 3000' command is executed.
18:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:57:28 INFO  : Context for 'APU' is selected.
18:57:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:29 INFO  : Context for 'APU' is selected.
18:57:29 INFO  : 'ps7_init' command is executed.
18:57:29 INFO  : 'ps7_post_config' command is executed.
18:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:30 INFO  : Memory regions updated for context APU
18:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:30 INFO  : 'con' command is executed.
18:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:57:44 INFO  : Disconnected from the channel tcfchan#30.
18:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:45 INFO  : 'jtag frequency' command is executed.
18:57:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:45 INFO  : Context for 'APU' is selected.
18:57:45 INFO  : System reset is completed.
18:57:48 INFO  : 'after 3000' command is executed.
18:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:51 INFO  : Context for 'APU' is selected.
18:57:51 INFO  : 'ps7_init' command is executed.
18:57:51 INFO  : 'ps7_post_config' command is executed.
18:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:52 INFO  : Memory regions updated for context APU
18:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:52 INFO  : 'con' command is executed.
18:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:58:31 INFO  : Disconnected from the channel tcfchan#31.
18:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:58:33 INFO  : 'jtag frequency' command is executed.
18:58:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:33 INFO  : Context for 'APU' is selected.
18:58:33 INFO  : System reset is completed.
18:58:36 INFO  : 'after 3000' command is executed.
18:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:58:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:58:38 INFO  : Context for 'APU' is selected.
18:58:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:39 INFO  : Context for 'APU' is selected.
18:58:39 INFO  : 'ps7_init' command is executed.
18:58:39 INFO  : 'ps7_post_config' command is executed.
18:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:40 INFO  : Memory regions updated for context APU
18:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:40 INFO  : 'con' command is executed.
18:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:58:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:00:35 INFO  : Disconnected from the channel tcfchan#32.
19:00:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:37 INFO  : 'jtag frequency' command is executed.
19:00:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:37 INFO  : Context for 'APU' is selected.
19:00:37 INFO  : System reset is completed.
19:00:40 INFO  : 'after 3000' command is executed.
19:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:00:43 INFO  : Context for 'APU' is selected.
19:00:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:43 INFO  : Context for 'APU' is selected.
19:00:43 INFO  : 'ps7_init' command is executed.
19:00:43 INFO  : 'ps7_post_config' command is executed.
19:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:44 INFO  : Memory regions updated for context APU
19:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:44 INFO  : 'con' command is executed.
19:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:01:34 INFO  : Disconnected from the channel tcfchan#33.
19:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:36 INFO  : 'jtag frequency' command is executed.
19:01:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:36 INFO  : Context for 'APU' is selected.
19:01:36 INFO  : System reset is completed.
19:01:39 INFO  : 'after 3000' command is executed.
19:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:01:41 INFO  : Context for 'APU' is selected.
19:01:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:41 INFO  : Context for 'APU' is selected.
19:01:42 INFO  : 'ps7_init' command is executed.
19:01:42 INFO  : 'ps7_post_config' command is executed.
19:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:43 INFO  : Memory regions updated for context APU
19:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:43 INFO  : 'con' command is executed.
19:01:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:01:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:26:48 INFO  : Disconnected from the channel tcfchan#34.
19:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:49 INFO  : 'jtag frequency' command is executed.
19:26:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:49 INFO  : Context for 'APU' is selected.
19:26:49 INFO  : System reset is completed.
19:26:52 INFO  : 'after 3000' command is executed.
19:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:26:55 INFO  : Context for 'APU' is selected.
19:26:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:55 INFO  : Context for 'APU' is selected.
19:26:55 INFO  : 'ps7_init' command is executed.
19:26:55 INFO  : 'ps7_post_config' command is executed.
19:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:56 INFO  : Memory regions updated for context APU
19:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:56 INFO  : 'con' command is executed.
19:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:26:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:29:43 INFO  : Disconnected from the channel tcfchan#35.
19:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:45 INFO  : 'jtag frequency' command is executed.
19:29:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:45 INFO  : Context for 'APU' is selected.
19:29:45 INFO  : System reset is completed.
19:29:48 INFO  : 'after 3000' command is executed.
19:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:29:50 INFO  : Context for 'APU' is selected.
19:29:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:50 INFO  : Context for 'APU' is selected.
19:29:51 INFO  : 'ps7_init' command is executed.
19:29:51 INFO  : 'ps7_post_config' command is executed.
19:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:52 INFO  : Memory regions updated for context APU
19:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:52 INFO  : 'con' command is executed.
19:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:29:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:36:42 INFO  : Disconnected from the channel tcfchan#36.
19:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:36:43 INFO  : 'jtag frequency' command is executed.
19:36:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:43 INFO  : Context for 'APU' is selected.
19:36:43 INFO  : System reset is completed.
19:36:46 INFO  : 'after 3000' command is executed.
19:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:36:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:36:49 INFO  : Context for 'APU' is selected.
19:36:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:49 INFO  : Context for 'APU' is selected.
19:36:50 INFO  : 'ps7_init' command is executed.
19:36:50 INFO  : 'ps7_post_config' command is executed.
19:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:50 INFO  : Memory regions updated for context APU
19:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:50 INFO  : 'con' command is executed.
19:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:36:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:03:57 INFO  : Disconnected from the channel tcfchan#37.
20:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:58 INFO  : 'jtag frequency' command is executed.
20:03:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:58 INFO  : Context for 'APU' is selected.
20:03:59 INFO  : System reset is completed.
20:04:02 INFO  : 'after 3000' command is executed.
20:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:04:04 INFO  : Context for 'APU' is selected.
20:04:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:04 INFO  : Context for 'APU' is selected.
20:04:05 INFO  : 'ps7_init' command is executed.
20:04:05 INFO  : 'ps7_post_config' command is executed.
20:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:06 INFO  : Memory regions updated for context APU
20:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:06 INFO  : 'con' command is executed.
20:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:30:25 INFO  : Disconnected from the channel tcfchan#38.
20:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:27 INFO  : 'jtag frequency' command is executed.
20:30:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:27 INFO  : Context for 'APU' is selected.
20:30:27 INFO  : System reset is completed.
20:30:30 INFO  : 'after 3000' command is executed.
20:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:30:32 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : 'ps7_init' command is executed.
20:30:33 INFO  : 'ps7_post_config' command is executed.
20:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:34 INFO  : Memory regions updated for context APU
20:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : 'con' command is executed.
20:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:31:13 INFO  : Disconnected from the channel tcfchan#39.
20:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:15 INFO  : 'jtag frequency' command is executed.
20:31:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:15 INFO  : Context for 'APU' is selected.
20:31:15 INFO  : System reset is completed.
20:31:18 INFO  : 'after 3000' command is executed.
20:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:31:20 INFO  : Context for 'APU' is selected.
20:31:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:21 INFO  : Context for 'APU' is selected.
20:31:21 INFO  : 'ps7_init' command is executed.
20:31:21 INFO  : 'ps7_post_config' command is executed.
20:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:22 INFO  : Memory regions updated for context APU
20:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:22 INFO  : 'con' command is executed.
20:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:31:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:40:59 INFO  : Disconnected from the channel tcfchan#40.
20:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:00 INFO  : 'jtag frequency' command is executed.
20:41:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:01 INFO  : Context for 'APU' is selected.
20:41:01 INFO  : System reset is completed.
20:41:04 INFO  : 'after 3000' command is executed.
20:41:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:41:06 INFO  : Context for 'APU' is selected.
20:41:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:07 INFO  : Context for 'APU' is selected.
20:41:07 INFO  : 'ps7_init' command is executed.
20:41:07 INFO  : 'ps7_post_config' command is executed.
20:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:08 INFO  : Memory regions updated for context APU
20:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:08 INFO  : 'con' command is executed.
20:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
11:59:56 INFO  : Disconnected from the channel tcfchan#41.
11:59:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:57 INFO  : 'jtag frequency' command is executed.
11:59:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:58 INFO  : Context for 'APU' is selected.
11:59:58 INFO  : System reset is completed.
12:00:01 INFO  : 'after 3000' command is executed.
12:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:00:03 INFO  : Context for 'APU' is selected.
12:00:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:04 INFO  : Context for 'APU' is selected.
12:00:04 INFO  : 'ps7_init' command is executed.
12:00:04 INFO  : 'ps7_post_config' command is executed.
12:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:05 INFO  : Memory regions updated for context APU
12:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:05 INFO  : 'con' command is executed.
12:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:00:36 INFO  : Disconnected from the channel tcfchan#42.
12:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:37 INFO  : 'jtag frequency' command is executed.
12:00:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:38 INFO  : Context for 'APU' is selected.
12:00:38 INFO  : System reset is completed.
12:00:41 INFO  : 'after 3000' command is executed.
12:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:00:43 INFO  : Context for 'APU' is selected.
12:00:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:43 INFO  : Context for 'APU' is selected.
12:00:44 INFO  : 'ps7_init' command is executed.
12:00:44 INFO  : 'ps7_post_config' command is executed.
12:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:45 INFO  : Memory regions updated for context APU
12:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:45 INFO  : 'con' command is executed.
12:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:02:57 INFO  : Disconnected from the channel tcfchan#43.
12:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:58 INFO  : 'jtag frequency' command is executed.
12:02:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:58 INFO  : Context for 'APU' is selected.
12:02:58 INFO  : System reset is completed.
12:03:01 INFO  : 'after 3000' command is executed.
12:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:03:04 INFO  : Context for 'APU' is selected.
12:03:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:04 INFO  : Context for 'APU' is selected.
12:03:05 INFO  : 'ps7_init' command is executed.
12:03:05 INFO  : 'ps7_post_config' command is executed.
12:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:05 INFO  : Memory regions updated for context APU
12:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:06 INFO  : 'con' command is executed.
12:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:06:45 INFO  : Disconnected from the channel tcfchan#44.
12:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:46 INFO  : 'jtag frequency' command is executed.
12:06:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:46 INFO  : Context for 'APU' is selected.
12:06:47 INFO  : System reset is completed.
12:06:50 INFO  : 'after 3000' command is executed.
12:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:06:52 INFO  : Context for 'APU' is selected.
12:06:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:52 INFO  : Context for 'APU' is selected.
12:06:53 INFO  : 'ps7_init' command is executed.
12:06:53 INFO  : 'ps7_post_config' command is executed.
12:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:53 INFO  : Memory regions updated for context APU
12:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:54 INFO  : 'con' command is executed.
12:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:17:53 INFO  : Disconnected from the channel tcfchan#45.
12:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:54 INFO  : 'jtag frequency' command is executed.
12:17:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:54 INFO  : Context for 'APU' is selected.
12:17:55 INFO  : System reset is completed.
12:17:58 INFO  : 'after 3000' command is executed.
12:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:18:00 INFO  : Context for 'APU' is selected.
12:18:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:00 INFO  : Context for 'APU' is selected.
12:18:01 INFO  : 'ps7_init' command is executed.
12:18:01 INFO  : 'ps7_post_config' command is executed.
12:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:01 INFO  : Memory regions updated for context APU
12:18:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:02 INFO  : 'con' command is executed.
12:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:28:53 INFO  : Disconnected from the channel tcfchan#46.
13:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:54 INFO  : 'jtag frequency' command is executed.
13:28:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:54 INFO  : Context for 'APU' is selected.
13:28:54 INFO  : System reset is completed.
13:28:57 INFO  : 'after 3000' command is executed.
13:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:29:00 INFO  : Context for 'APU' is selected.
13:29:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:00 INFO  : Context for 'APU' is selected.
13:29:01 INFO  : 'ps7_init' command is executed.
13:29:01 INFO  : 'ps7_post_config' command is executed.
13:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:02 INFO  : Memory regions updated for context APU
13:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:02 INFO  : 'con' command is executed.
13:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:29:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:30:27 INFO  : Disconnected from the channel tcfchan#47.
13:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:29 INFO  : 'jtag frequency' command is executed.
13:30:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:29 INFO  : Context for 'APU' is selected.
13:30:29 INFO  : System reset is completed.
13:30:32 INFO  : 'after 3000' command is executed.
13:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:30:34 INFO  : Context for 'APU' is selected.
13:30:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:34 INFO  : Context for 'APU' is selected.
13:30:35 INFO  : 'ps7_init' command is executed.
13:30:35 INFO  : 'ps7_post_config' command is executed.
13:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:36 INFO  : Memory regions updated for context APU
13:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:36 INFO  : 'con' command is executed.
13:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:32:48 INFO  : Disconnected from the channel tcfchan#48.
13:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:49 INFO  : 'jtag frequency' command is executed.
13:32:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:49 INFO  : Context for 'APU' is selected.
13:32:49 INFO  : System reset is completed.
13:32:52 INFO  : 'after 3000' command is executed.
13:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:32:55 INFO  : Context for 'APU' is selected.
13:32:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:55 INFO  : Context for 'APU' is selected.
13:32:56 INFO  : 'ps7_init' command is executed.
13:32:56 INFO  : 'ps7_post_config' command is executed.
13:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:56 INFO  : Memory regions updated for context APU
13:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:56 INFO  : 'con' command is executed.
13:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:32:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:47:49 INFO  : Disconnected from the channel tcfchan#49.
13:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:51 INFO  : 'jtag frequency' command is executed.
13:47:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:51 INFO  : Context for 'APU' is selected.
13:47:51 INFO  : System reset is completed.
13:47:54 INFO  : 'after 3000' command is executed.
13:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:47:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:47:56 INFO  : Context for 'APU' is selected.
13:47:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:47:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:57 INFO  : Context for 'APU' is selected.
13:47:57 INFO  : 'ps7_init' command is executed.
13:47:57 INFO  : 'ps7_post_config' command is executed.
13:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:58 INFO  : Memory regions updated for context APU
13:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:58 INFO  : 'con' command is executed.
13:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:47:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:53:58 INFO  : Disconnected from the channel tcfchan#50.
13:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:59 INFO  : 'jtag frequency' command is executed.
13:53:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:59 INFO  : Context for 'APU' is selected.
13:53:59 INFO  : System reset is completed.
13:54:02 INFO  : 'after 3000' command is executed.
13:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:54:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:54:05 INFO  : Context for 'APU' is selected.
13:54:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:05 INFO  : Context for 'APU' is selected.
13:54:06 INFO  : 'ps7_init' command is executed.
13:54:06 INFO  : 'ps7_post_config' command is executed.
13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:06 INFO  : Memory regions updated for context APU
13:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:06 INFO  : 'con' command is executed.
13:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:54:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:54:39 INFO  : Disconnected from the channel tcfchan#51.
13:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:54:40 INFO  : 'jtag frequency' command is executed.
13:54:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:41 INFO  : Context for 'APU' is selected.
13:54:41 INFO  : System reset is completed.
13:54:44 INFO  : 'after 3000' command is executed.
13:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:54:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:54:46 INFO  : Context for 'APU' is selected.
13:54:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:46 INFO  : Context for 'APU' is selected.
13:54:47 INFO  : 'ps7_init' command is executed.
13:54:47 INFO  : 'ps7_post_config' command is executed.
13:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:48 INFO  : Memory regions updated for context APU
13:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:48 INFO  : 'con' command is executed.
13:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:54:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:58:49 INFO  : Disconnected from the channel tcfchan#52.
13:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:50 INFO  : 'jtag frequency' command is executed.
13:58:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:50 INFO  : Context for 'APU' is selected.
13:58:50 INFO  : System reset is completed.
13:58:53 INFO  : 'after 3000' command is executed.
13:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:58:56 INFO  : Context for 'APU' is selected.
13:58:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:56 INFO  : Context for 'APU' is selected.
13:58:57 INFO  : 'ps7_init' command is executed.
13:58:57 INFO  : 'ps7_post_config' command is executed.
13:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:57 INFO  : Memory regions updated for context APU
13:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:58 INFO  : 'con' command is executed.
13:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:02:31 INFO  : Disconnected from the channel tcfchan#53.
14:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:32 INFO  : 'jtag frequency' command is executed.
14:02:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:32 INFO  : Context for 'APU' is selected.
14:02:32 INFO  : System reset is completed.
14:02:35 INFO  : 'after 3000' command is executed.
14:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:02:38 INFO  : Context for 'APU' is selected.
14:02:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:38 INFO  : Context for 'APU' is selected.
14:02:39 INFO  : 'ps7_init' command is executed.
14:02:39 INFO  : 'ps7_post_config' command is executed.
14:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:39 INFO  : Memory regions updated for context APU
14:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:40 INFO  : 'con' command is executed.
14:02:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:06:36 INFO  : Disconnected from the channel tcfchan#54.
14:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:06:38 INFO  : 'jtag frequency' command is executed.
14:06:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:38 INFO  : Context for 'APU' is selected.
14:06:38 INFO  : System reset is completed.
14:06:41 INFO  : 'after 3000' command is executed.
14:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:06:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:06:43 INFO  : Context for 'APU' is selected.
14:06:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:43 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : 'ps7_init' command is executed.
14:06:44 INFO  : 'ps7_post_config' command is executed.
14:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:45 INFO  : Memory regions updated for context APU
14:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:45 INFO  : 'con' command is executed.
14:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:06:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:49:32 INFO  : Disconnected from the channel tcfchan#55.
14:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:34 INFO  : 'jtag frequency' command is executed.
14:49:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:34 INFO  : Context for 'APU' is selected.
14:49:34 INFO  : System reset is completed.
14:49:37 INFO  : 'after 3000' command is executed.
14:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:49:40 INFO  : Context for 'APU' is selected.
14:49:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:40 INFO  : Context for 'APU' is selected.
14:49:40 INFO  : 'ps7_init' command is executed.
14:49:40 INFO  : 'ps7_post_config' command is executed.
14:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:41 INFO  : Memory regions updated for context APU
14:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:41 INFO  : 'con' command is executed.
14:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:50:21 INFO  : Disconnected from the channel tcfchan#56.
14:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:22 INFO  : 'jtag frequency' command is executed.
14:50:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:22 INFO  : Context for 'APU' is selected.
14:50:23 INFO  : System reset is completed.
14:50:26 INFO  : 'after 3000' command is executed.
14:50:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:50:28 INFO  : Context for 'APU' is selected.
14:50:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:28 INFO  : Context for 'APU' is selected.
14:50:29 INFO  : 'ps7_init' command is executed.
14:50:29 INFO  : 'ps7_post_config' command is executed.
14:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:29 INFO  : Memory regions updated for context APU
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : 'con' command is executed.
14:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:51:14 INFO  : Disconnected from the channel tcfchan#57.
14:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:16 INFO  : 'jtag frequency' command is executed.
14:51:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:16 INFO  : Context for 'APU' is selected.
14:51:16 INFO  : System reset is completed.
14:51:19 INFO  : 'after 3000' command is executed.
14:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:51:22 INFO  : Context for 'APU' is selected.
14:51:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:22 INFO  : Context for 'APU' is selected.
14:51:22 INFO  : 'ps7_init' command is executed.
14:51:22 INFO  : 'ps7_post_config' command is executed.
14:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:23 INFO  : Memory regions updated for context APU
14:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:23 INFO  : 'con' command is executed.
14:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:56:27 INFO  : Disconnected from the channel tcfchan#58.
14:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:28 INFO  : 'jtag frequency' command is executed.
14:56:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:28 INFO  : Context for 'APU' is selected.
14:56:29 INFO  : System reset is completed.
14:56:32 INFO  : 'after 3000' command is executed.
14:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:56:34 INFO  : Context for 'APU' is selected.
14:56:34 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:34 INFO  : Context for 'APU' is selected.
14:56:35 INFO  : 'ps7_init' command is executed.
14:56:35 INFO  : 'ps7_post_config' command is executed.
14:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:35 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:35 INFO  : Memory regions updated for context APU
14:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:36 INFO  : 'con' command is executed.
14:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:56:55 INFO  : Disconnected from the channel tcfchan#59.
14:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:56 INFO  : 'jtag frequency' command is executed.
14:56:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:56 INFO  : Context for 'APU' is selected.
14:56:56 INFO  : System reset is completed.
14:56:59 INFO  : 'after 3000' command is executed.
14:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:57:02 INFO  : Context for 'APU' is selected.
14:57:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:02 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : 'ps7_init' command is executed.
14:57:03 INFO  : 'ps7_post_config' command is executed.
14:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:03 INFO  : Memory regions updated for context APU
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : 'con' command is executed.
14:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:02:41 INFO  : Disconnected from the channel tcfchan#60.
15:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:42 INFO  : 'jtag frequency' command is executed.
15:02:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:42 INFO  : Context for 'APU' is selected.
15:02:43 INFO  : System reset is completed.
15:02:46 INFO  : 'after 3000' command is executed.
15:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:02:48 INFO  : Context for 'APU' is selected.
15:02:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:48 INFO  : Context for 'APU' is selected.
15:02:49 INFO  : 'ps7_init' command is executed.
15:02:49 INFO  : 'ps7_post_config' command is executed.
15:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:49 INFO  : Memory regions updated for context APU
15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : 'con' command is executed.
15:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:02:50 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:07:29 INFO  : Disconnected from the channel tcfchan#61.
15:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:31 INFO  : 'jtag frequency' command is executed.
15:07:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:31 INFO  : Context for 'APU' is selected.
15:07:31 INFO  : System reset is completed.
15:07:34 INFO  : 'after 3000' command is executed.
15:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:07:36 INFO  : Context for 'APU' is selected.
15:07:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:37 INFO  : Context for 'APU' is selected.
15:07:37 INFO  : 'ps7_init' command is executed.
15:07:37 INFO  : 'ps7_post_config' command is executed.
15:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:38 INFO  : Memory regions updated for context APU
15:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:38 INFO  : 'con' command is executed.
15:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:07:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:13:22 INFO  : Disconnected from the channel tcfchan#62.
15:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:23 INFO  : 'jtag frequency' command is executed.
15:13:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:23 INFO  : Context for 'APU' is selected.
15:13:23 INFO  : System reset is completed.
15:13:26 INFO  : 'after 3000' command is executed.
15:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:13:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:29 INFO  : Context for 'APU' is selected.
15:13:30 INFO  : 'ps7_init' command is executed.
15:13:30 INFO  : 'ps7_post_config' command is executed.
15:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:30 INFO  : Memory regions updated for context APU
15:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:30 INFO  : 'con' command is executed.
15:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:18:59 INFO  : Disconnected from the channel tcfchan#63.
15:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:01 INFO  : 'jtag frequency' command is executed.
15:19:01 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:01 INFO  : Context for 'APU' is selected.
15:19:01 INFO  : System reset is completed.
15:19:04 INFO  : 'after 3000' command is executed.
15:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:19:06 INFO  : Context for 'APU' is selected.
15:19:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:07 INFO  : Context for 'APU' is selected.
15:19:07 INFO  : 'ps7_init' command is executed.
15:19:07 INFO  : 'ps7_post_config' command is executed.
15:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:08 INFO  : Memory regions updated for context APU
15:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:08 INFO  : 'con' command is executed.
15:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:08 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:20:22 INFO  : Disconnected from the channel tcfchan#64.
15:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:24 INFO  : 'jtag frequency' command is executed.
15:20:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:24 INFO  : Context for 'APU' is selected.
15:20:24 INFO  : System reset is completed.
15:20:27 INFO  : 'after 3000' command is executed.
15:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:20:29 INFO  : Context for 'APU' is selected.
15:20:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:30 INFO  : Context for 'APU' is selected.
15:20:30 INFO  : 'ps7_init' command is executed.
15:20:30 INFO  : 'ps7_post_config' command is executed.
15:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:31 INFO  : Memory regions updated for context APU
15:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:31 INFO  : 'con' command is executed.
15:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:25:06 INFO  : Disconnected from the channel tcfchan#65.
15:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:08 INFO  : 'jtag frequency' command is executed.
15:25:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:08 INFO  : Context for 'APU' is selected.
15:25:08 INFO  : System reset is completed.
15:25:11 INFO  : 'after 3000' command is executed.
15:25:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:25:14 INFO  : Context for 'APU' is selected.
15:25:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:14 INFO  : Context for 'APU' is selected.
15:25:15 INFO  : 'ps7_init' command is executed.
15:25:15 INFO  : 'ps7_post_config' command is executed.
15:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:15 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:15 INFO  : Memory regions updated for context APU
15:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:15 INFO  : 'con' command is executed.
15:25:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:25:53 INFO  : Disconnected from the channel tcfchan#66.
15:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:54 INFO  : 'jtag frequency' command is executed.
15:25:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:54 INFO  : Context for 'APU' is selected.
15:25:55 INFO  : System reset is completed.
15:25:58 INFO  : 'after 3000' command is executed.
15:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:26:00 INFO  : Context for 'APU' is selected.
15:26:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:00 INFO  : Context for 'APU' is selected.
15:26:01 INFO  : 'ps7_init' command is executed.
15:26:01 INFO  : 'ps7_post_config' command is executed.
15:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:02 INFO  : Memory regions updated for context APU
15:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:02 INFO  : 'con' command is executed.
15:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:26:18 INFO  : Disconnected from the channel tcfchan#67.
15:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:19 INFO  : 'jtag frequency' command is executed.
15:26:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:19 INFO  : Context for 'APU' is selected.
15:26:19 INFO  : System reset is completed.
15:26:22 INFO  : 'after 3000' command is executed.
15:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:26:25 INFO  : Context for 'APU' is selected.
15:26:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:26:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:25 INFO  : Context for 'APU' is selected.
15:26:25 INFO  : 'ps7_init' command is executed.
15:26:25 INFO  : 'ps7_post_config' command is executed.
15:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:26 INFO  : Memory regions updated for context APU
15:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:26 INFO  : 'con' command is executed.
15:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:30:45 INFO  : Disconnected from the channel tcfchan#68.
15:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:46 INFO  : 'jtag frequency' command is executed.
15:30:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:46 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : System reset is completed.
15:30:50 INFO  : 'after 3000' command is executed.
15:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:30:52 INFO  : Context for 'APU' is selected.
15:30:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:30:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:52 INFO  : Context for 'APU' is selected.
15:30:53 INFO  : 'ps7_init' command is executed.
15:30:53 INFO  : 'ps7_post_config' command is executed.
15:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:53 INFO  : Memory regions updated for context APU
15:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:54 INFO  : 'con' command is executed.
15:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:31:39 INFO  : Disconnected from the channel tcfchan#69.
15:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:41 INFO  : 'jtag frequency' command is executed.
15:31:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:41 INFO  : Context for 'APU' is selected.
15:31:41 INFO  : System reset is completed.
15:31:44 INFO  : 'after 3000' command is executed.
15:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:31:46 INFO  : Context for 'APU' is selected.
15:31:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:46 INFO  : Context for 'APU' is selected.
15:31:47 INFO  : 'ps7_init' command is executed.
15:31:47 INFO  : 'ps7_post_config' command is executed.
15:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:48 INFO  : Memory regions updated for context APU
15:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:48 INFO  : 'con' command is executed.
15:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:42:09 INFO  : Disconnected from the channel tcfchan#70.
15:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:11 INFO  : 'jtag frequency' command is executed.
15:42:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:11 INFO  : Context for 'APU' is selected.
15:42:11 INFO  : System reset is completed.
15:42:14 INFO  : 'after 3000' command is executed.
15:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:42:16 INFO  : Context for 'APU' is selected.
15:42:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:16 INFO  : Context for 'APU' is selected.
15:42:17 INFO  : 'ps7_init' command is executed.
15:42:17 INFO  : 'ps7_post_config' command is executed.
15:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:17 INFO  : Memory regions updated for context APU
15:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:18 INFO  : 'con' command is executed.
15:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:56:57 INFO  : Disconnected from the channel tcfchan#71.
15:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:59 INFO  : 'jtag frequency' command is executed.
15:56:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:59 INFO  : Context for 'APU' is selected.
15:56:59 INFO  : System reset is completed.
15:57:02 INFO  : 'after 3000' command is executed.
15:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:57:05 INFO  : Context for 'APU' is selected.
15:57:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:05 INFO  : Context for 'APU' is selected.
15:57:05 INFO  : 'ps7_init' command is executed.
15:57:05 INFO  : 'ps7_post_config' command is executed.
15:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:06 INFO  : Memory regions updated for context APU
15:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:06 INFO  : 'con' command is executed.
15:57:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:58:37 INFO  : Disconnected from the channel tcfchan#72.
15:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:38 INFO  : 'jtag frequency' command is executed.
15:58:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:38 INFO  : Context for 'APU' is selected.
15:58:38 INFO  : System reset is completed.
15:58:41 INFO  : 'after 3000' command is executed.
15:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:58:44 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:44 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : 'ps7_init' command is executed.
15:58:44 INFO  : 'ps7_post_config' command is executed.
15:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:45 INFO  : Memory regions updated for context APU
15:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:45 INFO  : 'con' command is executed.
15:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:03:34 INFO  : Disconnected from the channel tcfchan#73.
16:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:35 INFO  : 'jtag frequency' command is executed.
16:03:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:35 INFO  : Context for 'APU' is selected.
16:03:35 INFO  : System reset is completed.
16:03:38 INFO  : 'after 3000' command is executed.
16:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:03:41 INFO  : Context for 'APU' is selected.
16:03:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:41 INFO  : Context for 'APU' is selected.
16:03:42 INFO  : 'ps7_init' command is executed.
16:03:42 INFO  : 'ps7_post_config' command is executed.
16:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:42 INFO  : Memory regions updated for context APU
16:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:43 INFO  : 'con' command is executed.
16:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:04:47 INFO  : Disconnected from the channel tcfchan#74.
16:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:48 INFO  : 'jtag frequency' command is executed.
16:04:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:48 INFO  : Context for 'APU' is selected.
16:04:49 INFO  : System reset is completed.
16:04:52 INFO  : 'after 3000' command is executed.
16:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:04:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:04:54 INFO  : Context for 'APU' is selected.
16:04:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:54 INFO  : Context for 'APU' is selected.
16:04:55 INFO  : 'ps7_init' command is executed.
16:04:55 INFO  : 'ps7_post_config' command is executed.
16:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:56 INFO  : Memory regions updated for context APU
16:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:56 INFO  : 'con' command is executed.
16:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:04:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:06:24 INFO  : Disconnected from the channel tcfchan#75.
16:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:26 INFO  : 'jtag frequency' command is executed.
16:06:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:26 INFO  : Context for 'APU' is selected.
16:06:26 INFO  : System reset is completed.
16:06:29 INFO  : 'after 3000' command is executed.
16:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:06:32 INFO  : Context for 'APU' is selected.
16:06:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:32 INFO  : Context for 'APU' is selected.
16:06:33 INFO  : 'ps7_init' command is executed.
16:06:33 INFO  : 'ps7_post_config' command is executed.
16:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:34 INFO  : Memory regions updated for context APU
16:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:34 INFO  : 'con' command is executed.
16:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:07:19 INFO  : Disconnected from the channel tcfchan#76.
16:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:21 INFO  : 'jtag frequency' command is executed.
16:07:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:21 INFO  : Context for 'APU' is selected.
16:07:21 INFO  : System reset is completed.
16:07:24 INFO  : 'after 3000' command is executed.
16:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:27 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:07:27 INFO  : Context for 'APU' is selected.
16:07:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:27 INFO  : Context for 'APU' is selected.
16:07:28 INFO  : 'ps7_init' command is executed.
16:07:28 INFO  : 'ps7_post_config' command is executed.
16:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:29 INFO  : Memory regions updated for context APU
16:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:30 INFO  : 'con' command is executed.
16:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:11:18 INFO  : Disconnected from the channel tcfchan#77.
16:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:20 INFO  : 'jtag frequency' command is executed.
16:11:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:20 INFO  : Context for 'APU' is selected.
16:11:20 INFO  : System reset is completed.
16:11:23 INFO  : 'after 3000' command is executed.
16:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:11:26 INFO  : Context for 'APU' is selected.
16:11:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:26 INFO  : Context for 'APU' is selected.
16:11:27 INFO  : 'ps7_init' command is executed.
16:11:27 INFO  : 'ps7_post_config' command is executed.
16:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:28 INFO  : Memory regions updated for context APU
16:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:28 INFO  : 'con' command is executed.
16:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:13:37 INFO  : Disconnected from the channel tcfchan#78.
16:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:39 INFO  : 'jtag frequency' command is executed.
16:13:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:39 INFO  : Context for 'APU' is selected.
16:13:39 INFO  : System reset is completed.
16:13:42 INFO  : 'after 3000' command is executed.
16:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:13:45 INFO  : Context for 'APU' is selected.
16:13:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:45 INFO  : Context for 'APU' is selected.
16:13:46 INFO  : 'ps7_init' command is executed.
16:13:46 INFO  : 'ps7_post_config' command is executed.
16:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:47 INFO  : Memory regions updated for context APU
16:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:48 INFO  : 'con' command is executed.
16:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:13:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:25:51 INFO  : Disconnected from the channel tcfchan#79.
16:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:53 INFO  : 'jtag frequency' command is executed.
16:25:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:53 INFO  : Context for 'APU' is selected.
16:25:53 INFO  : System reset is completed.
16:25:56 INFO  : 'after 3000' command is executed.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:59 INFO  : Context for 'APU' is selected.
16:26:00 INFO  : 'ps7_init' command is executed.
16:26:00 INFO  : 'ps7_post_config' command is executed.
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:01 INFO  : Memory regions updated for context APU
16:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:01 INFO  : 'con' command is executed.
16:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:27:16 INFO  : Disconnected from the channel tcfchan#80.
16:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:18 INFO  : 'jtag frequency' command is executed.
16:27:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:18 INFO  : Context for 'APU' is selected.
16:27:18 INFO  : System reset is completed.
16:27:21 INFO  : 'after 3000' command is executed.
16:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:27:24 INFO  : Context for 'APU' is selected.
16:27:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:27:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:24 INFO  : Context for 'APU' is selected.
16:27:25 INFO  : 'ps7_init' command is executed.
16:27:25 INFO  : 'ps7_post_config' command is executed.
16:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:26 INFO  : Memory regions updated for context APU
16:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:27 INFO  : 'con' command is executed.
16:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:44:01 INFO  : Disconnected from the channel tcfchan#81.
19:30:43 INFO  : Registering command handlers for SDK TCF services
19:30:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
19:30:54 INFO  : XSCT server has started successfully.
19:31:12 INFO  : Successfully done setting XSCT server connection channel  
19:31:12 INFO  : Successfully done setting SDK workspace  
19:31:13 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
19:31:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
19:32:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:22 INFO  : 'jtag frequency' command is executed.
19:32:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:22 INFO  : Context for 'APU' is selected.
19:32:22 INFO  : System reset is completed.
19:32:25 INFO  : 'after 3000' command is executed.
19:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:32:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:32:29 INFO  : Context for 'APU' is selected.
19:32:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:29 INFO  : Context for 'APU' is selected.
19:32:30 INFO  : 'ps7_init' command is executed.
19:32:30 INFO  : 'ps7_post_config' command is executed.
19:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:31 INFO  : Memory regions updated for context APU
19:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : 'con' command is executed.
19:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:32:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:32:45 INFO  : Disconnected from the channel tcfchan#1.
19:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:46 INFO  : 'jtag frequency' command is executed.
19:32:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:46 INFO  : Context for 'APU' is selected.
19:32:46 INFO  : System reset is completed.
19:32:49 INFO  : 'after 3000' command is executed.
19:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:32:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:32:52 INFO  : Context for 'APU' is selected.
19:32:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:56 INFO  : Context for 'APU' is selected.
19:32:56 INFO  : 'ps7_init' command is executed.
19:32:56 INFO  : 'ps7_post_config' command is executed.
19:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:57 INFO  : Memory regions updated for context APU
19:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:57 INFO  : 'con' command is executed.
19:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:32:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:34:13 INFO  : Disconnected from the channel tcfchan#2.
19:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:14 INFO  : 'jtag frequency' command is executed.
19:34:14 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:14 INFO  : Context for 'APU' is selected.
19:34:14 INFO  : System reset is completed.
19:34:17 INFO  : 'after 3000' command is executed.
19:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:20 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:34:20 INFO  : Context for 'APU' is selected.
19:34:23 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:34:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:23 INFO  : Context for 'APU' is selected.
19:34:23 INFO  : 'ps7_init' command is executed.
19:34:23 INFO  : 'ps7_post_config' command is executed.
19:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:24 INFO  : Memory regions updated for context APU
19:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:24 INFO  : 'con' command is executed.
19:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:36:41 INFO  : Disconnected from the channel tcfchan#3.
19:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:36:42 INFO  : 'jtag frequency' command is executed.
19:36:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:42 INFO  : Context for 'APU' is selected.
19:36:43 INFO  : System reset is completed.
19:36:46 INFO  : 'after 3000' command is executed.
19:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:36:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:36:48 INFO  : Context for 'APU' is selected.
19:36:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:51 INFO  : Context for 'APU' is selected.
19:36:52 INFO  : 'ps7_init' command is executed.
19:36:52 INFO  : 'ps7_post_config' command is executed.
19:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:52 INFO  : Memory regions updated for context APU
19:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:52 INFO  : 'con' command is executed.
19:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:36:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:00:28 INFO  : Disconnected from the channel tcfchan#4.
20:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:29 INFO  : 'jtag frequency' command is executed.
20:00:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:00:29 INFO  : Context for 'APU' is selected.
20:00:30 INFO  : System reset is completed.
20:00:33 INFO  : 'after 3000' command is executed.
20:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:00:35 INFO  : Context for 'APU' is selected.
20:00:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:38 INFO  : Context for 'APU' is selected.
20:00:39 INFO  : 'ps7_init' command is executed.
20:00:39 INFO  : 'ps7_post_config' command is executed.
20:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:39 INFO  : Memory regions updated for context APU
20:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:40 INFO  : 'con' command is executed.
20:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:00:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:42:06 INFO  : Disconnected from the channel tcfchan#5.
12:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:07 INFO  : 'jtag frequency' command is executed.
12:42:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:07 INFO  : Context for 'APU' is selected.
12:42:07 INFO  : System reset is completed.
12:42:10 INFO  : 'after 3000' command is executed.
12:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:42:13 INFO  : Context for 'APU' is selected.
12:42:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:17 INFO  : Context for 'APU' is selected.
12:42:18 INFO  : 'ps7_init' command is executed.
12:42:18 INFO  : 'ps7_post_config' command is executed.
12:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:18 INFO  : Memory regions updated for context APU
12:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : 'con' command is executed.
12:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:43:59 INFO  : Disconnected from the channel tcfchan#6.
12:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:00 INFO  : 'jtag frequency' command is executed.
12:44:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:00 INFO  : Context for 'APU' is selected.
12:44:00 INFO  : System reset is completed.
12:44:03 INFO  : 'after 3000' command is executed.
12:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:44:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:44:06 INFO  : Context for 'APU' is selected.
12:44:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:09 INFO  : Context for 'APU' is selected.
12:44:10 INFO  : 'ps7_init' command is executed.
12:44:10 INFO  : 'ps7_post_config' command is executed.
12:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:10 INFO  : Memory regions updated for context APU
12:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:11 INFO  : 'con' command is executed.
12:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:44:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:52:33 INFO  : Disconnected from the channel tcfchan#7.
12:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:52:34 INFO  : 'jtag frequency' command is executed.
12:52:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:34 INFO  : Context for 'APU' is selected.
12:52:34 INFO  : System reset is completed.
12:52:37 INFO  : 'after 3000' command is executed.
12:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:52:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:52:40 INFO  : Context for 'APU' is selected.
12:52:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:43 INFO  : Context for 'APU' is selected.
12:52:44 INFO  : 'ps7_init' command is executed.
12:52:44 INFO  : 'ps7_post_config' command is executed.
12:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:44 INFO  : Memory regions updated for context APU
12:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:45 INFO  : 'con' command is executed.
12:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:52:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:58:35 INFO  : Disconnected from the channel tcfchan#8.
12:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:36 INFO  : 'jtag frequency' command is executed.
12:58:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:36 INFO  : Context for 'APU' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:58:42 INFO  : Context for 'APU' is selected.
12:58:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:45 INFO  : Context for 'APU' is selected.
12:58:46 INFO  : 'ps7_init' command is executed.
12:58:46 INFO  : 'ps7_post_config' command is executed.
12:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:46 INFO  : Memory regions updated for context APU
12:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:47 INFO  : 'con' command is executed.
12:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:47:21 INFO  : Refreshed build settings on project Lidar3Dbuild
14:22:48 INFO  : Disconnected from the channel tcfchan#9.
14:47:48 INFO  : Registering command handlers for SDK TCF services
14:47:50 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
14:47:57 INFO  : XSCT server has started successfully.
14:47:57 INFO  : Successfully done setting XSCT server connection channel  
14:48:07 INFO  : Successfully done setting SDK workspace  
14:48:07 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
14:48:07 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:48:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573454807615,  Project:1573294226336
14:48:17 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
14:48:17 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
14:48:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:48:40 INFO  : 
14:48:41 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
14:48:41 INFO  : Clearing existing target manager status.
14:48:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:48:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:54:40 INFO  : No changes in MSS file content so not generating sources.
14:55:40 INFO  : Refreshed build settings on project Lidar3Dbuild
14:57:37 INFO  : Refreshed build settings on project Lidar3Dbuild
15:00:22 INFO  : Example project Lidar3Dbuild_Bsp_xgpio_example_1 has been created successfully.
15:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:45 INFO  : 'jtag frequency' command is executed.
15:01:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:45 INFO  : Context for 'APU' is selected.
15:01:45 INFO  : System reset is completed.
15:01:48 INFO  : 'after 3000' command is executed.
15:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:01:52 INFO  : Context for 'APU' is selected.
15:01:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:52 INFO  : Context for 'APU' is selected.
15:01:53 INFO  : 'ps7_init' command is executed.
15:01:53 INFO  : 'ps7_post_config' command is executed.
15:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:54 INFO  : Memory regions updated for context APU
15:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:55 INFO  : 'con' command is executed.
15:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:05:33 INFO  : Disconnected from the channel tcfchan#1.
15:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:34 INFO  : 'jtag frequency' command is executed.
15:05:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:34 INFO  : Context for 'APU' is selected.
15:05:34 INFO  : System reset is completed.
15:05:37 INFO  : 'after 3000' command is executed.
15:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:05:40 INFO  : Context for 'APU' is selected.
15:05:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:44 INFO  : Context for 'APU' is selected.
15:05:45 INFO  : 'ps7_init' command is executed.
15:05:45 INFO  : 'ps7_post_config' command is executed.
15:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:45 INFO  : Memory regions updated for context APU
15:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:45 INFO  : 'con' command is executed.
15:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:19:59 INFO  : Disconnected from the channel tcfchan#2.
15:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:00 INFO  : 'jtag frequency' command is executed.
15:20:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:00 INFO  : Context for 'APU' is selected.
15:20:00 INFO  : System reset is completed.
15:20:03 INFO  : 'after 3000' command is executed.
15:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:20:06 INFO  : Context for 'APU' is selected.
15:20:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:06 INFO  : Context for 'APU' is selected.
15:20:07 INFO  : 'ps7_init' command is executed.
15:20:07 INFO  : 'ps7_post_config' command is executed.
15:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:07 INFO  : Memory regions updated for context APU
15:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:07 INFO  : 'con' command is executed.
15:20:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:21:51 INFO  : Disconnected from the channel tcfchan#3.
15:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:52 INFO  : 'jtag frequency' command is executed.
15:21:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:52 INFO  : Context for 'APU' is selected.
15:21:52 INFO  : System reset is completed.
15:21:55 INFO  : 'after 3000' command is executed.
15:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:21:58 INFO  : Context for 'APU' is selected.
15:21:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:58 INFO  : Context for 'APU' is selected.
15:21:59 INFO  : 'ps7_init' command is executed.
15:21:59 INFO  : 'ps7_post_config' command is executed.
15:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:59 INFO  : Memory regions updated for context APU
15:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:00 INFO  : 'con' command is executed.
15:22:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:22:31 INFO  : Disconnected from the channel tcfchan#4.
15:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:32 INFO  : 'jtag frequency' command is executed.
15:22:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:33 INFO  : Context for 'APU' is selected.
15:22:33 INFO  : System reset is completed.
15:22:36 INFO  : 'after 3000' command is executed.
15:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:22:38 INFO  : Context for 'APU' is selected.
15:22:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:38 INFO  : Context for 'APU' is selected.
15:22:39 INFO  : 'ps7_init' command is executed.
15:22:39 INFO  : 'ps7_post_config' command is executed.
15:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:40 INFO  : Memory regions updated for context APU
15:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:40 INFO  : 'con' command is executed.
15:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:23:31 INFO  : Disconnected from the channel tcfchan#5.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:32 INFO  : 'jtag frequency' command is executed.
15:23:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:32 INFO  : Context for 'APU' is selected.
15:23:32 INFO  : System reset is completed.
15:23:35 INFO  : 'after 3000' command is executed.
15:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : 'ps7_init' command is executed.
15:23:38 INFO  : 'ps7_post_config' command is executed.
15:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:39 INFO  : Memory regions updated for context APU
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : 'con' command is executed.
15:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:25:46 INFO  : Disconnected from the channel tcfchan#6.
15:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:48 INFO  : 'jtag frequency' command is executed.
15:25:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:48 INFO  : Context for 'APU' is selected.
15:25:48 INFO  : System reset is completed.
15:25:51 INFO  : 'after 3000' command is executed.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:25:53 INFO  : Context for 'APU' is selected.
15:25:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:53 INFO  : Context for 'APU' is selected.
15:25:54 INFO  : 'ps7_init' command is executed.
15:25:54 INFO  : 'ps7_post_config' command is executed.
15:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:55 INFO  : Memory regions updated for context APU
15:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:55 INFO  : 'con' command is executed.
15:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:27:36 INFO  : Disconnected from the channel tcfchan#7.
15:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:38 INFO  : 'jtag frequency' command is executed.
15:27:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:38 INFO  : Context for 'APU' is selected.
15:27:38 INFO  : System reset is completed.
15:27:41 INFO  : 'after 3000' command is executed.
15:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:27:44 INFO  : Context for 'APU' is selected.
15:27:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:45 INFO  : Context for 'APU' is selected.
15:27:45 INFO  : 'ps7_init' command is executed.
15:27:45 INFO  : 'ps7_post_config' command is executed.
15:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:46 INFO  : Memory regions updated for context APU
15:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:46 INFO  : 'con' command is executed.
15:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:28:37 INFO  : Disconnected from the channel tcfchan#8.
15:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:38 INFO  : 'jtag frequency' command is executed.
15:28:38 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:38 INFO  : Context for 'APU' is selected.
15:28:38 INFO  : System reset is completed.
15:28:41 INFO  : 'after 3000' command is executed.
15:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:44 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:28:44 INFO  : Context for 'APU' is selected.
15:28:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:44 INFO  : Context for 'APU' is selected.
15:28:45 INFO  : 'ps7_init' command is executed.
15:28:45 INFO  : 'ps7_post_config' command is executed.
15:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:45 INFO  : Memory regions updated for context APU
15:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:45 INFO  : 'con' command is executed.
15:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:29:39 INFO  : Disconnected from the channel tcfchan#9.
15:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:40 INFO  : 'jtag frequency' command is executed.
15:29:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:40 INFO  : Context for 'APU' is selected.
15:29:40 INFO  : System reset is completed.
15:29:43 INFO  : 'after 3000' command is executed.
15:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:29:46 INFO  : Context for 'APU' is selected.
15:29:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:46 INFO  : Context for 'APU' is selected.
15:29:47 INFO  : 'ps7_init' command is executed.
15:29:47 INFO  : 'ps7_post_config' command is executed.
15:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:47 INFO  : Memory regions updated for context APU
15:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:48 INFO  : 'con' command is executed.
15:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:30:01 INFO  : Disconnected from the channel tcfchan#10.
15:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:02 INFO  : 'jtag frequency' command is executed.
15:30:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:02 INFO  : Context for 'APU' is selected.
15:30:02 INFO  : System reset is completed.
15:30:05 INFO  : 'after 3000' command is executed.
15:30:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:30:08 INFO  : Context for 'APU' is selected.
15:30:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:30:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:08 INFO  : Context for 'APU' is selected.
15:30:09 INFO  : 'ps7_init' command is executed.
15:30:09 INFO  : 'ps7_post_config' command is executed.
15:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:09 INFO  : Memory regions updated for context APU
15:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:09 INFO  : 'con' command is executed.
15:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:30:19 INFO  : Disconnected from the channel tcfchan#11.
15:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:21 INFO  : 'jtag frequency' command is executed.
15:30:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : System reset is completed.
15:30:24 INFO  : 'after 3000' command is executed.
15:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:30:26 INFO  : Context for 'APU' is selected.
15:30:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:27 INFO  : Context for 'APU' is selected.
15:30:27 INFO  : 'ps7_init' command is executed.
15:30:27 INFO  : 'ps7_post_config' command is executed.
15:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:28 INFO  : Memory regions updated for context APU
15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : 'con' command is executed.
15:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:02 INFO  : 'fpga -state' command is executed.
15:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:03 INFO  : 'jtag frequency' command is executed.
15:31:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : 'stop' command is executed.
15:31:03 ERROR : Memory write error at 0xF8000104. AP transaction timeout
15:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:31:32 INFO  : Disconnected from the channel tcfchan#12.
15:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:33 INFO  : 'jtag frequency' command is executed.
15:31:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:33 INFO  : Context for 'APU' is selected.
15:31:34 INFO  : System reset is completed.
15:31:37 INFO  : 'after 3000' command is executed.
15:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:31:39 INFO  : Context for 'APU' is selected.
15:31:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:39 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : 'ps7_init' command is executed.
15:31:40 INFO  : 'ps7_post_config' command is executed.
15:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:40 INFO  : Memory regions updated for context APU
15:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:41 INFO  : 'con' command is executed.
15:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:30 INFO  : 'jtag frequency' command is executed.
15:32:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:30 INFO  : Context for 'APU' is selected.
15:32:30 INFO  : System reset is completed.
15:32:33 INFO  : 'after 3000' command is executed.
15:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:32:36 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:36 INFO  : Context for 'APU' is selected.
15:32:37 INFO  : 'ps7_init' command is executed.
15:32:37 INFO  : 'ps7_post_config' command is executed.
15:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:37 INFO  : 'con' command is executed.
15:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:38 INFO  : Disconnected from the channel tcfchan#13.
15:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:06 INFO  : 'fpga -state' command is executed.
15:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:06 INFO  : 'jtag frequency' command is executed.
15:33:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:06 INFO  : Context for 'APU' is selected.
15:33:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:07 INFO  : Context for 'APU' is selected.
15:33:07 INFO  : 'stop' command is executed.
15:33:07 ERROR : Memory write error at 0xF8000104. AP transaction timeout
15:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:17 INFO  : 'fpga -state' command is executed.
15:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:18 INFO  : 'jtag frequency' command is executed.
15:33:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:18 INFO  : Context for 'APU' is selected.
15:33:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:18 INFO  : Context for 'APU' is selected.
15:33:18 INFO  : 'stop' command is executed.
15:33:18 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:33:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:32 INFO  : 'fpga -state' command is executed.
15:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:32 INFO  : 'jtag frequency' command is executed.
15:33:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:32 INFO  : Context for 'APU' is selected.
15:33:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:32 INFO  : Context for 'APU' is selected.
15:33:32 INFO  : 'stop' command is executed.
15:33:32 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:18 INFO  : 'jtag frequency' command is executed.
15:34:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:18 INFO  : System reset is completed.
15:34:21 INFO  : 'after 3000' command is executed.
15:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:24 INFO  : Context for 'APU' is selected.
15:34:24 INFO  : 'ps7_init' command is executed.
15:34:24 INFO  : 'ps7_post_config' command is executed.
15:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:25 INFO  : Memory regions updated for context APU
15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : 'con' command is executed.
15:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:34:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:36:22 INFO  : Disconnected from the channel tcfchan#14.
15:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:24 INFO  : 'jtag frequency' command is executed.
15:36:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:24 INFO  : Context for 'APU' is selected.
15:36:24 INFO  : System reset is completed.
15:36:27 INFO  : 'after 3000' command is executed.
15:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:36:29 INFO  : Context for 'APU' is selected.
15:36:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:30 INFO  : Context for 'APU' is selected.
15:36:30 INFO  : 'ps7_init' command is executed.
15:36:31 INFO  : 'ps7_post_config' command is executed.
15:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:31 INFO  : Memory regions updated for context APU
15:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:32 INFO  : 'con' command is executed.
15:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:37:51 INFO  : Disconnected from the channel tcfchan#15.
15:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:53 INFO  : 'jtag frequency' command is executed.
15:37:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:53 INFO  : Context for 'APU' is selected.
15:37:53 INFO  : System reset is completed.
15:37:56 INFO  : 'after 3000' command is executed.
15:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:37:58 INFO  : Context for 'APU' is selected.
15:37:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:59 INFO  : Context for 'APU' is selected.
15:37:59 INFO  : 'ps7_init' command is executed.
15:37:59 INFO  : 'ps7_post_config' command is executed.
15:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:01 INFO  : Memory regions updated for context APU
15:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:01 INFO  : 'con' command is executed.
15:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:38:18 INFO  : Disconnected from the channel tcfchan#16.
15:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:20 INFO  : 'jtag frequency' command is executed.
15:38:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:20 INFO  : Context for 'APU' is selected.
15:38:20 INFO  : System reset is completed.
15:38:23 INFO  : 'after 3000' command is executed.
15:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : 'ps7_init' command is executed.
15:38:26 INFO  : 'ps7_post_config' command is executed.
15:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:27 INFO  : Memory regions updated for context APU
15:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:28 INFO  : 'con' command is executed.
15:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:39:09 INFO  : Disconnected from the channel tcfchan#17.
15:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:10 INFO  : 'jtag frequency' command is executed.
15:39:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:11 INFO  : Context for 'APU' is selected.
15:39:11 INFO  : System reset is completed.
15:39:14 INFO  : 'after 3000' command is executed.
15:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:39:16 INFO  : Context for 'APU' is selected.
15:39:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:16 INFO  : Context for 'APU' is selected.
15:39:17 INFO  : 'ps7_init' command is executed.
15:39:17 INFO  : 'ps7_post_config' command is executed.
15:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:18 INFO  : Memory regions updated for context APU
15:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:19 INFO  : 'con' command is executed.
15:39:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:40:17 INFO  : Disconnected from the channel tcfchan#18.
15:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:19 INFO  : 'jtag frequency' command is executed.
15:40:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:19 INFO  : Context for 'APU' is selected.
15:40:19 INFO  : System reset is completed.
15:40:22 INFO  : 'after 3000' command is executed.
15:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:40:25 INFO  : Context for 'APU' is selected.
15:40:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:25 INFO  : Context for 'APU' is selected.
15:40:26 INFO  : 'ps7_init' command is executed.
15:40:26 INFO  : 'ps7_post_config' command is executed.
15:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:27 INFO  : Memory regions updated for context APU
15:40:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:27 INFO  : 'con' command is executed.
15:40:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:41:39 INFO  : Disconnected from the channel tcfchan#19.
15:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:41 INFO  : 'jtag frequency' command is executed.
15:41:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:41 INFO  : Context for 'APU' is selected.
15:41:41 INFO  : System reset is completed.
15:41:44 INFO  : 'after 3000' command is executed.
15:41:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:46 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:41:46 INFO  : Context for 'APU' is selected.
15:41:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:47 INFO  : Context for 'APU' is selected.
15:41:48 INFO  : 'ps7_init' command is executed.
15:41:48 INFO  : 'ps7_post_config' command is executed.
15:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:48 INFO  : Memory regions updated for context APU
15:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:49 INFO  : 'con' command is executed.
15:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:42:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573458103433,  Project:1573454807615
15:42:33 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:42:40 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
15:42:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:43:09 INFO  : 
15:43:10 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
15:43:10 INFO  : Clearing existing target manager status.
15:43:10 INFO  : Closing and re-opening the MSS file of ther project Lidar3Dbuild_Bsp
15:43:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:43:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:49:04 INFO  : Disconnected from the channel tcfchan#20.
15:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:06 INFO  : 'jtag frequency' command is executed.
15:49:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:06 INFO  : Context for 'APU' is selected.
15:49:06 INFO  : System reset is completed.
15:49:09 INFO  : 'after 3000' command is executed.
15:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:49:11 INFO  : Context for 'APU' is selected.
15:49:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:11 INFO  : Context for 'APU' is selected.
15:49:12 INFO  : 'ps7_init' command is executed.
15:49:12 INFO  : 'ps7_post_config' command is executed.
15:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:13 INFO  : Memory regions updated for context APU
15:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:13 INFO  : 'con' command is executed.
15:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:49:46 INFO  : Disconnected from the channel tcfchan#21.
15:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:47 INFO  : 'jtag frequency' command is executed.
15:49:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:47 INFO  : Context for 'APU' is selected.
15:49:47 INFO  : System reset is completed.
15:49:50 INFO  : 'after 3000' command is executed.
15:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:49:53 INFO  : Context for 'APU' is selected.
15:49:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:53 INFO  : Context for 'APU' is selected.
15:49:54 INFO  : 'ps7_init' command is executed.
15:49:54 INFO  : 'ps7_post_config' command is executed.
15:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:54 INFO  : Memory regions updated for context APU
15:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : 'con' command is executed.
15:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:05:55 INFO  : Disconnected from the channel tcfchan#22.
16:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:56 INFO  : 'jtag frequency' command is executed.
16:05:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:57 INFO  : Context for 'APU' is selected.
16:05:57 INFO  : System reset is completed.
16:06:00 INFO  : 'after 3000' command is executed.
16:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:06:02 INFO  : Context for 'APU' is selected.
16:06:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:02 INFO  : Context for 'APU' is selected.
16:06:03 INFO  : 'ps7_init' command is executed.
16:06:03 INFO  : 'ps7_post_config' command is executed.
16:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:04 INFO  : Memory regions updated for context APU
16:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:04 INFO  : 'con' command is executed.
16:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:08:29 INFO  : Disconnected from the channel tcfchan#23.
16:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:31 INFO  : 'jtag frequency' command is executed.
16:08:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:31 INFO  : Context for 'APU' is selected.
16:08:31 INFO  : System reset is completed.
16:08:34 INFO  : 'after 3000' command is executed.
16:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:08:37 INFO  : Context for 'APU' is selected.
16:08:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:37 INFO  : Context for 'APU' is selected.
16:08:37 INFO  : 'ps7_init' command is executed.
16:08:37 INFO  : 'ps7_post_config' command is executed.
16:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:38 INFO  : Memory regions updated for context APU
16:08:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:38 INFO  : 'con' command is executed.
16:08:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:09:08 INFO  : Disconnected from the channel tcfchan#24.
16:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:09 INFO  : 'jtag frequency' command is executed.
16:09:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:09 INFO  : Context for 'APU' is selected.
16:09:09 INFO  : System reset is completed.
16:09:12 INFO  : 'after 3000' command is executed.
16:09:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:09:15 INFO  : Context for 'APU' is selected.
16:09:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:15 INFO  : Context for 'APU' is selected.
16:09:16 INFO  : 'ps7_init' command is executed.
16:09:16 INFO  : 'ps7_post_config' command is executed.
16:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:16 INFO  : Memory regions updated for context APU
16:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:17 INFO  : 'con' command is executed.
16:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:24:53 INFO  : Disconnected from the channel tcfchan#25.
16:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:55 INFO  : 'jtag frequency' command is executed.
16:24:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:55 INFO  : Context for 'APU' is selected.
16:24:55 INFO  : System reset is completed.
16:24:58 INFO  : 'after 3000' command is executed.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:25:01 INFO  : Context for 'APU' is selected.
16:25:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:01 INFO  : Context for 'APU' is selected.
16:25:02 INFO  : 'ps7_init' command is executed.
16:25:02 INFO  : 'ps7_post_config' command is executed.
16:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:02 INFO  : Memory regions updated for context APU
16:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:03 INFO  : 'con' command is executed.
16:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:25:51 INFO  : Disconnected from the channel tcfchan#26.
16:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:53 INFO  : 'jtag frequency' command is executed.
16:25:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:53 INFO  : Context for 'APU' is selected.
16:25:53 INFO  : System reset is completed.
16:25:56 INFO  : 'after 3000' command is executed.
16:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:25:59 INFO  : Context for 'APU' is selected.
16:25:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:59 INFO  : Context for 'APU' is selected.
16:26:00 INFO  : 'ps7_init' command is executed.
16:26:00 INFO  : 'ps7_post_config' command is executed.
16:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:00 INFO  : Memory regions updated for context APU
16:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:01 INFO  : 'con' command is executed.
16:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:27:17 INFO  : Disconnected from the channel tcfchan#27.
16:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:18 INFO  : 'jtag frequency' command is executed.
16:27:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:18 INFO  : Context for 'APU' is selected.
16:27:18 INFO  : System reset is completed.
16:27:21 INFO  : 'after 3000' command is executed.
16:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:27:24 INFO  : Context for 'APU' is selected.
16:27:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:27:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:24 INFO  : Context for 'APU' is selected.
16:27:25 INFO  : 'ps7_init' command is executed.
16:27:25 INFO  : 'ps7_post_config' command is executed.
16:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:25 INFO  : Memory regions updated for context APU
16:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:25 INFO  : 'con' command is executed.
16:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:30:29 INFO  : Disconnected from the channel tcfchan#28.
16:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:46 INFO  : 'jtag frequency' command is executed.
16:30:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:46 INFO  : Context for 'APU' is selected.
16:30:46 INFO  : System reset is completed.
16:30:49 INFO  : 'after 3000' command is executed.
16:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:30:51 INFO  : Context for 'APU' is selected.
16:30:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:51 INFO  : Context for 'APU' is selected.
16:30:52 INFO  : 'ps7_init' command is executed.
16:30:52 INFO  : 'ps7_post_config' command is executed.
16:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:53 INFO  : Memory regions updated for context APU
16:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : 'con' command is executed.
16:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:32:42 INFO  : Disconnected from the channel tcfchan#29.
16:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:44 INFO  : 'jtag frequency' command is executed.
16:32:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:44 INFO  : Context for 'APU' is selected.
16:32:44 INFO  : System reset is completed.
16:32:47 INFO  : 'after 3000' command is executed.
16:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:32:50 INFO  : Context for 'APU' is selected.
16:32:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:50 INFO  : Context for 'APU' is selected.
16:32:50 INFO  : 'ps7_init' command is executed.
16:32:50 INFO  : 'ps7_post_config' command is executed.
16:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:51 INFO  : Memory regions updated for context APU
16:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:51 INFO  : 'con' command is executed.
16:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:33:06 WARN  : channel "tcfchan#13" closed
16:33:06 INFO  : Disconnected from the channel tcfchan#30.
16:45:14 INFO  : Registering command handlers for SDK TCF services
16:45:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
16:45:22 INFO  : XSCT server has started successfully.
16:45:22 INFO  : Successfully done setting XSCT server connection channel  
16:45:31 INFO  : Successfully done setting SDK workspace  
16:45:31 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
16:45:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:45:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573461704908,  Project:1573458103433
16:45:44 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
16:45:44 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
16:45:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:11 INFO  : 
16:46:12 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
16:46:12 INFO  : Clearing existing target manager status.
16:46:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:46:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:56:41 INFO  : No changes in MSS file content so not generating sources.
16:58:15 INFO  : Refreshed build settings on project Lidar3Dbuild
17:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:03 INFO  : 'jtag frequency' command is executed.
17:01:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:03 INFO  : Context for 'APU' is selected.
17:01:03 INFO  : System reset is completed.
17:01:06 INFO  : 'after 3000' command is executed.
17:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:01:09 INFO  : Context for 'APU' is selected.
17:01:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:09 INFO  : Context for 'APU' is selected.
17:01:10 INFO  : 'ps7_init' command is executed.
17:01:10 INFO  : 'ps7_post_config' command is executed.
17:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:11 INFO  : Memory regions updated for context APU
17:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:11 INFO  : 'con' command is executed.
17:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:06:45 INFO  : Disconnected from the channel tcfchan#1.
17:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:46 INFO  : 'jtag frequency' command is executed.
17:06:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:46 INFO  : Context for 'APU' is selected.
17:06:47 INFO  : System reset is completed.
17:06:50 INFO  : 'after 3000' command is executed.
17:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:06:52 INFO  : Context for 'APU' is selected.
17:06:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:57 INFO  : Context for 'APU' is selected.
17:06:57 INFO  : 'ps7_init' command is executed.
17:06:57 INFO  : 'ps7_post_config' command is executed.
17:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:58 INFO  : Memory regions updated for context APU
17:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:58 INFO  : 'con' command is executed.
17:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:07:14 INFO  : Disconnected from the channel tcfchan#2.
17:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:15 INFO  : 'jtag frequency' command is executed.
17:07:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:15 INFO  : Context for 'APU' is selected.
17:07:15 INFO  : System reset is completed.
17:07:18 INFO  : 'after 3000' command is executed.
17:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:21 INFO  : Context for 'APU' is selected.
17:07:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:21 INFO  : Context for 'APU' is selected.
17:07:22 INFO  : 'ps7_init' command is executed.
17:07:22 INFO  : 'ps7_post_config' command is executed.
17:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:22 INFO  : Memory regions updated for context APU
17:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:22 INFO  : 'con' command is executed.
17:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:07:29 INFO  : Disconnected from the channel tcfchan#3.
17:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:31 INFO  : 'jtag frequency' command is executed.
17:07:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:31 INFO  : Context for 'APU' is selected.
17:07:31 INFO  : System reset is completed.
17:07:34 INFO  : 'after 3000' command is executed.
17:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:36 INFO  : Context for 'APU' is selected.
17:07:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:37 INFO  : Context for 'APU' is selected.
17:07:37 INFO  : 'ps7_init' command is executed.
17:07:37 INFO  : 'ps7_post_config' command is executed.
17:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:38 INFO  : Memory regions updated for context APU
17:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:38 INFO  : 'con' command is executed.
17:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:07:46 INFO  : Disconnected from the channel tcfchan#4.
17:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:48 INFO  : 'jtag frequency' command is executed.
17:07:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:48 INFO  : Context for 'APU' is selected.
17:07:48 INFO  : System reset is completed.
17:07:51 INFO  : 'after 3000' command is executed.
17:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:53 INFO  : Context for 'APU' is selected.
17:07:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:54 INFO  : Context for 'APU' is selected.
17:07:54 INFO  : 'ps7_init' command is executed.
17:07:54 INFO  : 'ps7_post_config' command is executed.
17:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:55 INFO  : Memory regions updated for context APU
17:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:55 INFO  : 'con' command is executed.
17:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:10:52 INFO  : Disconnected from the channel tcfchan#5.
17:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:53 INFO  : 'jtag frequency' command is executed.
17:10:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:53 INFO  : System reset is completed.
17:10:56 INFO  : 'after 3000' command is executed.
17:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:10:59 INFO  : Context for 'APU' is selected.
17:10:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:59 INFO  : Context for 'APU' is selected.
17:10:59 INFO  : 'ps7_init' command is executed.
17:11:00 INFO  : 'ps7_post_config' command is executed.
17:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:00 INFO  : Memory regions updated for context APU
17:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:00 INFO  : 'con' command is executed.
17:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:11:19 INFO  : Disconnected from the channel tcfchan#6.
17:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:20 INFO  : 'jtag frequency' command is executed.
17:11:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:20 INFO  : Context for 'APU' is selected.
17:11:20 INFO  : System reset is completed.
17:11:23 INFO  : 'after 3000' command is executed.
17:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:11:26 INFO  : Context for 'APU' is selected.
17:11:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:26 INFO  : Context for 'APU' is selected.
17:11:27 INFO  : 'ps7_init' command is executed.
17:11:27 INFO  : 'ps7_post_config' command is executed.
17:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:28 INFO  : Memory regions updated for context APU
17:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:28 INFO  : 'con' command is executed.
17:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:12:11 INFO  : Disconnected from the channel tcfchan#7.
17:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:13 INFO  : 'jtag frequency' command is executed.
17:12:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:13 INFO  : Context for 'APU' is selected.
17:12:13 INFO  : System reset is completed.
17:12:16 INFO  : 'after 3000' command is executed.
17:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:12:18 INFO  : Context for 'APU' is selected.
17:12:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:12:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:18 INFO  : Context for 'APU' is selected.
17:12:19 INFO  : 'ps7_init' command is executed.
17:12:19 INFO  : 'ps7_post_config' command is executed.
17:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:20 INFO  : Memory regions updated for context APU
17:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:20 INFO  : 'con' command is executed.
17:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:15:44 INFO  : Disconnected from the channel tcfchan#8.
17:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:46 INFO  : 'jtag frequency' command is executed.
17:15:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:46 INFO  : Context for 'APU' is selected.
17:15:46 INFO  : System reset is completed.
17:15:49 INFO  : 'after 3000' command is executed.
17:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:51 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:15:51 INFO  : Context for 'APU' is selected.
17:15:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:15:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:52 INFO  : Context for 'APU' is selected.
17:15:52 INFO  : 'ps7_init' command is executed.
17:15:52 INFO  : 'ps7_post_config' command is executed.
17:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:53 INFO  : Memory regions updated for context APU
17:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:53 INFO  : 'con' command is executed.
17:15:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:16:04 INFO  : Disconnected from the channel tcfchan#9.
17:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:06 INFO  : 'jtag frequency' command is executed.
17:16:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:06 INFO  : Context for 'APU' is selected.
17:16:06 INFO  : System reset is completed.
17:16:09 INFO  : 'after 3000' command is executed.
17:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:16:12 INFO  : Context for 'APU' is selected.
17:16:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:12 INFO  : Context for 'APU' is selected.
17:16:12 INFO  : 'ps7_init' command is executed.
17:16:12 INFO  : 'ps7_post_config' command is executed.
17:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:13 INFO  : Memory regions updated for context APU
17:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:13 INFO  : 'con' command is executed.
17:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:17:24 INFO  : Disconnected from the channel tcfchan#10.
17:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:25 INFO  : 'jtag frequency' command is executed.
17:17:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:25 INFO  : Context for 'APU' is selected.
17:17:25 INFO  : System reset is completed.
17:17:28 INFO  : 'after 3000' command is executed.
17:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:17:31 INFO  : Context for 'APU' is selected.
17:17:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:31 INFO  : Context for 'APU' is selected.
17:17:31 INFO  : 'ps7_init' command is executed.
17:17:31 INFO  : 'ps7_post_config' command is executed.
17:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:32 INFO  : Memory regions updated for context APU
17:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:32 INFO  : 'con' command is executed.
17:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:18:18 INFO  : Disconnected from the channel tcfchan#11.
17:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:19 INFO  : 'jtag frequency' command is executed.
17:18:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:19 INFO  : Context for 'APU' is selected.
17:18:19 INFO  : System reset is completed.
17:18:22 INFO  : 'after 3000' command is executed.
17:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:18:25 INFO  : Context for 'APU' is selected.
17:18:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:25 INFO  : Context for 'APU' is selected.
17:18:26 INFO  : 'ps7_init' command is executed.
17:18:26 INFO  : 'ps7_post_config' command is executed.
17:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:26 INFO  : Memory regions updated for context APU
17:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:27 INFO  : 'con' command is executed.
17:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:19:15 INFO  : Disconnected from the channel tcfchan#12.
17:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:16 INFO  : 'jtag frequency' command is executed.
17:19:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:16 INFO  : Context for 'APU' is selected.
17:19:16 INFO  : System reset is completed.
17:19:19 INFO  : 'after 3000' command is executed.
17:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:19:22 INFO  : Context for 'APU' is selected.
17:19:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:22 INFO  : Context for 'APU' is selected.
17:19:23 INFO  : 'ps7_init' command is executed.
17:19:23 INFO  : 'ps7_post_config' command is executed.
17:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:23 INFO  : Memory regions updated for context APU
17:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:24 INFO  : 'con' command is executed.
17:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:20:01 INFO  : Disconnected from the channel tcfchan#13.
17:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:02 INFO  : 'jtag frequency' command is executed.
17:20:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:02 INFO  : Context for 'APU' is selected.
17:20:03 INFO  : System reset is completed.
17:20:06 INFO  : 'after 3000' command is executed.
17:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:20:08 INFO  : Context for 'APU' is selected.
17:20:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:20:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:08 INFO  : Context for 'APU' is selected.
17:20:09 INFO  : 'ps7_init' command is executed.
17:20:09 INFO  : 'ps7_post_config' command is executed.
17:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:10 INFO  : Memory regions updated for context APU
17:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:10 INFO  : 'con' command is executed.
17:20:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:21:15 INFO  : Disconnected from the channel tcfchan#14.
17:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:16 INFO  : 'jtag frequency' command is executed.
17:21:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:16 INFO  : Context for 'APU' is selected.
17:21:17 INFO  : System reset is completed.
17:21:20 INFO  : 'after 3000' command is executed.
17:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:21:22 INFO  : Context for 'APU' is selected.
17:21:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:22 INFO  : Context for 'APU' is selected.
17:21:23 INFO  : 'ps7_init' command is executed.
17:21:23 INFO  : 'ps7_post_config' command is executed.
17:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:24 INFO  : Memory regions updated for context APU
17:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:24 INFO  : 'con' command is executed.
17:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:31:42 INFO  : Disconnected from the channel tcfchan#15.
17:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:44 INFO  : 'jtag frequency' command is executed.
17:31:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:44 INFO  : Context for 'APU' is selected.
17:31:44 INFO  : System reset is completed.
17:31:47 INFO  : 'after 3000' command is executed.
17:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:31:49 INFO  : Context for 'APU' is selected.
17:31:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:31:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:49 INFO  : Context for 'APU' is selected.
17:31:50 INFO  : 'ps7_init' command is executed.
17:31:50 INFO  : 'ps7_post_config' command is executed.
17:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:50 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:51 INFO  : Memory regions updated for context APU
17:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:51 INFO  : 'con' command is executed.
17:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:32:06 INFO  : Disconnected from the channel tcfchan#16.
17:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:07 INFO  : 'jtag frequency' command is executed.
17:32:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:07 INFO  : Context for 'APU' is selected.
17:32:07 INFO  : System reset is completed.
17:32:10 INFO  : 'after 3000' command is executed.
17:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:32:13 INFO  : Context for 'APU' is selected.
17:32:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:13 INFO  : Context for 'APU' is selected.
17:32:14 INFO  : 'ps7_init' command is executed.
17:32:14 INFO  : 'ps7_post_config' command is executed.
17:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:14 INFO  : Memory regions updated for context APU
17:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:15 INFO  : 'con' command is executed.
17:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:38:02 INFO  : Disconnected from the channel tcfchan#17.
17:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:04 INFO  : 'jtag frequency' command is executed.
17:38:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:04 INFO  : Context for 'APU' is selected.
17:38:04 INFO  : System reset is completed.
17:38:07 INFO  : 'after 3000' command is executed.
17:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : 'ps7_init' command is executed.
17:38:10 INFO  : 'ps7_post_config' command is executed.
17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:11 INFO  : Memory regions updated for context APU
17:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:11 INFO  : 'con' command is executed.
17:38:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:38:45 INFO  : Disconnected from the channel tcfchan#18.
17:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:46 INFO  : 'jtag frequency' command is executed.
17:38:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:46 INFO  : System reset is completed.
17:38:49 INFO  : 'after 3000' command is executed.
17:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:38:52 INFO  : Context for 'APU' is selected.
17:38:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:52 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : 'ps7_init' command is executed.
17:38:53 INFO  : 'ps7_post_config' command is executed.
17:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:53 INFO  : Memory regions updated for context APU
17:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:54 INFO  : 'con' command is executed.
17:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:44:23 INFO  : Disconnected from the channel tcfchan#19.
17:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:24 INFO  : 'jtag frequency' command is executed.
17:44:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:25 INFO  : Context for 'APU' is selected.
17:44:25 INFO  : System reset is completed.
17:44:28 INFO  : 'after 3000' command is executed.
17:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:44:31 INFO  : Context for 'APU' is selected.
17:44:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:44:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:31 INFO  : Context for 'APU' is selected.
17:44:31 INFO  : 'ps7_init' command is executed.
17:44:31 INFO  : 'ps7_post_config' command is executed.
17:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:32 INFO  : Memory regions updated for context APU
17:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:32 INFO  : 'con' command is executed.
17:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:45:19 INFO  : Disconnected from the channel tcfchan#20.
17:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:21 INFO  : 'jtag frequency' command is executed.
17:45:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:21 INFO  : Context for 'APU' is selected.
17:45:21 INFO  : System reset is completed.
17:45:24 INFO  : 'after 3000' command is executed.
17:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:45:26 INFO  : Context for 'APU' is selected.
17:45:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:27 INFO  : Context for 'APU' is selected.
17:45:27 INFO  : 'ps7_init' command is executed.
17:45:27 INFO  : 'ps7_post_config' command is executed.
17:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:28 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:28 INFO  : Memory regions updated for context APU
17:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:28 INFO  : 'con' command is executed.
17:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:46:21 INFO  : Disconnected from the channel tcfchan#21.
17:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:23 INFO  : 'jtag frequency' command is executed.
17:46:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:23 INFO  : Context for 'APU' is selected.
17:46:23 INFO  : System reset is completed.
17:46:26 INFO  : 'after 3000' command is executed.
17:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:46:29 INFO  : Context for 'APU' is selected.
17:46:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:29 INFO  : Context for 'APU' is selected.
17:46:29 INFO  : 'ps7_init' command is executed.
17:46:29 INFO  : 'ps7_post_config' command is executed.
17:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:30 INFO  : Memory regions updated for context APU
17:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:30 INFO  : 'con' command is executed.
17:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:46:46 INFO  : Disconnected from the channel tcfchan#22.
17:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:47 INFO  : 'jtag frequency' command is executed.
17:46:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:47 INFO  : Context for 'APU' is selected.
17:46:47 INFO  : System reset is completed.
17:46:50 INFO  : 'after 3000' command is executed.
17:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:46:53 INFO  : Context for 'APU' is selected.
17:46:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:53 INFO  : Context for 'APU' is selected.
17:46:54 INFO  : 'ps7_init' command is executed.
17:46:54 INFO  : 'ps7_post_config' command is executed.
17:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:55 INFO  : Memory regions updated for context APU
17:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:55 INFO  : 'con' command is executed.
17:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:47:24 INFO  : Disconnected from the channel tcfchan#23.
17:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:26 INFO  : 'jtag frequency' command is executed.
17:47:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:26 INFO  : Context for 'APU' is selected.
17:47:26 INFO  : System reset is completed.
17:47:29 INFO  : 'after 3000' command is executed.
17:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:47:31 INFO  : Context for 'APU' is selected.
17:47:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:31 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : 'ps7_init' command is executed.
17:47:32 INFO  : 'ps7_post_config' command is executed.
17:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Memory regions updated for context APU
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:48:17 INFO  : Disconnected from the channel tcfchan#24.
17:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:18 INFO  : 'jtag frequency' command is executed.
17:48:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:18 INFO  : Context for 'APU' is selected.
17:48:18 INFO  : System reset is completed.
17:48:21 INFO  : 'after 3000' command is executed.
17:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:48:24 INFO  : Context for 'APU' is selected.
17:48:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:24 INFO  : Context for 'APU' is selected.
17:48:25 INFO  : 'ps7_init' command is executed.
17:48:25 INFO  : 'ps7_post_config' command is executed.
17:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:25 INFO  : Memory regions updated for context APU
17:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:26 INFO  : 'con' command is executed.
17:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:49:34 INFO  : Disconnected from the channel tcfchan#25.
17:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:36 INFO  : 'jtag frequency' command is executed.
17:49:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:36 INFO  : Context for 'APU' is selected.
17:49:36 INFO  : System reset is completed.
17:49:39 INFO  : 'after 3000' command is executed.
17:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:49:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:49:42 INFO  : Context for 'APU' is selected.
17:49:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:42 INFO  : Context for 'APU' is selected.
17:49:42 INFO  : 'ps7_init' command is executed.
17:49:42 INFO  : 'ps7_post_config' command is executed.
17:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:43 INFO  : Memory regions updated for context APU
17:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:43 INFO  : 'con' command is executed.
17:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:49:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:54:05 INFO  : Disconnected from the channel tcfchan#26.
17:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:06 INFO  : 'jtag frequency' command is executed.
17:54:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:06 INFO  : Context for 'APU' is selected.
17:54:06 INFO  : System reset is completed.
17:54:09 INFO  : 'after 3000' command is executed.
17:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:54:12 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:12 INFO  : Context for 'APU' is selected.
17:54:12 INFO  : 'ps7_init' command is executed.
17:54:12 INFO  : 'ps7_post_config' command is executed.
17:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:13 INFO  : Memory regions updated for context APU
17:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:13 INFO  : 'con' command is executed.
17:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:54:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:54:27 INFO  : Disconnected from the channel tcfchan#27.
17:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:29 INFO  : 'jtag frequency' command is executed.
17:54:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:29 INFO  : Context for 'APU' is selected.
17:54:29 INFO  : System reset is completed.
17:54:32 INFO  : 'after 3000' command is executed.
17:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:54:35 INFO  : Context for 'APU' is selected.
17:54:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:35 INFO  : Context for 'APU' is selected.
17:54:35 INFO  : 'ps7_init' command is executed.
17:54:35 INFO  : 'ps7_post_config' command is executed.
17:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:36 INFO  : Memory regions updated for context APU
17:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:37 INFO  : 'con' command is executed.
17:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:54:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:55:02 INFO  : Disconnected from the channel tcfchan#28.
17:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:04 INFO  : 'jtag frequency' command is executed.
17:55:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:04 INFO  : Context for 'APU' is selected.
17:55:04 INFO  : System reset is completed.
17:55:07 INFO  : 'after 3000' command is executed.
17:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:55:09 INFO  : Context for 'APU' is selected.
17:55:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:55:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:09 INFO  : Context for 'APU' is selected.
17:55:10 INFO  : 'ps7_init' command is executed.
17:55:10 INFO  : 'ps7_post_config' command is executed.
17:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:11 INFO  : Memory regions updated for context APU
17:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:11 INFO  : 'con' command is executed.
17:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:55:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:55:18 INFO  : Disconnected from the channel tcfchan#29.
17:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:19 INFO  : 'jtag frequency' command is executed.
17:55:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:19 INFO  : Context for 'APU' is selected.
17:55:20 INFO  : System reset is completed.
17:55:23 INFO  : 'after 3000' command is executed.
17:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:55:25 INFO  : Context for 'APU' is selected.
17:55:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:25 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : 'ps7_init' command is executed.
17:55:26 INFO  : 'ps7_post_config' command is executed.
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:27 INFO  : Memory regions updated for context APU
17:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:27 INFO  : 'con' command is executed.
17:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:55:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:56:24 INFO  : Disconnected from the channel tcfchan#30.
17:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:26 INFO  : 'jtag frequency' command is executed.
17:56:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:26 INFO  : Context for 'APU' is selected.
17:56:26 INFO  : System reset is completed.
17:56:29 INFO  : 'after 3000' command is executed.
17:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:56:32 INFO  : Context for 'APU' is selected.
17:56:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:32 INFO  : Context for 'APU' is selected.
17:56:32 INFO  : 'ps7_init' command is executed.
17:56:32 INFO  : 'ps7_post_config' command is executed.
17:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:33 INFO  : Memory regions updated for context APU
17:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:33 INFO  : 'con' command is executed.
17:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:57:01 INFO  : Disconnected from the channel tcfchan#31.
17:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:02 INFO  : 'jtag frequency' command is executed.
17:57:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:02 INFO  : Context for 'APU' is selected.
17:57:02 INFO  : System reset is completed.
17:57:05 INFO  : 'after 3000' command is executed.
17:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:57:08 INFO  : Context for 'APU' is selected.
17:57:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:08 INFO  : Context for 'APU' is selected.
17:57:08 INFO  : 'ps7_init' command is executed.
17:57:08 INFO  : 'ps7_post_config' command is executed.
17:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:09 INFO  : Memory regions updated for context APU
17:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:09 INFO  : 'con' command is executed.
17:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:59:55 INFO  : Disconnected from the channel tcfchan#32.
17:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:56 INFO  : 'jtag frequency' command is executed.
17:59:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:57 INFO  : Context for 'APU' is selected.
17:59:57 INFO  : System reset is completed.
18:00:00 INFO  : 'after 3000' command is executed.
18:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:00:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:00:02 INFO  : Context for 'APU' is selected.
18:00:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:02 INFO  : Context for 'APU' is selected.
18:00:03 INFO  : 'ps7_init' command is executed.
18:00:03 INFO  : 'ps7_post_config' command is executed.
18:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:04 INFO  : Memory regions updated for context APU
18:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:04 INFO  : 'con' command is executed.
18:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:00:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:01:22 INFO  : Disconnected from the channel tcfchan#33.
18:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:24 INFO  : 'jtag frequency' command is executed.
18:01:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:24 INFO  : Context for 'APU' is selected.
18:01:24 INFO  : System reset is completed.
18:01:27 INFO  : 'after 3000' command is executed.
18:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:01:30 INFO  : Context for 'APU' is selected.
18:01:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:30 INFO  : Context for 'APU' is selected.
18:01:31 INFO  : 'ps7_init' command is executed.
18:01:31 INFO  : 'ps7_post_config' command is executed.
18:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:31 INFO  : Memory regions updated for context APU
18:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:32 INFO  : 'con' command is executed.
18:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:54:46 INFO  : Disconnected from the channel tcfchan#34.
18:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:47 INFO  : 'jtag frequency' command is executed.
18:54:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:47 INFO  : Context for 'APU' is selected.
18:54:47 INFO  : System reset is completed.
18:54:50 INFO  : 'after 3000' command is executed.
18:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:54:53 INFO  : Context for 'APU' is selected.
18:54:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:53 INFO  : Context for 'APU' is selected.
18:54:54 INFO  : 'ps7_init' command is executed.
18:54:54 INFO  : 'ps7_post_config' command is executed.
18:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:55 INFO  : Memory regions updated for context APU
18:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:56 INFO  : 'con' command is executed.
18:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:54:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:02:01 INFO  : Disconnected from the channel tcfchan#35.
19:02:56 INFO  : Registering command handlers for SDK TCF services
19:02:58 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
19:03:07 INFO  : XSCT server has started successfully.
19:03:07 INFO  : Successfully done setting XSCT server connection channel  
19:03:10 INFO  : Successfully done setting SDK workspace  
19:03:10 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
19:03:10 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
19:03:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573470097572,  Project:1573461704908
19:03:20 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
19:03:21 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
19:03:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:03:49 INFO  : 
19:03:50 INFO  : Updating hardware inferred compiler options for Lidar3Dbuild.
19:03:51 INFO  : Updating hardware inferred compiler options for uarttest.
19:03:51 INFO  : Clearing existing target manager status.
19:03:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:04:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:09:36 INFO  : Refreshed build settings on project Lidar3Dbuild
19:09:36 INFO  : Refreshed build settings on project uarttest
19:11:35 INFO  : Refreshed build settings on project Lidar3Dbuild
19:11:36 INFO  : Refreshed build settings on project uarttest
19:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:45 INFO  : 'fpga -state' command is executed.
19:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:48 INFO  : 'jtag frequency' command is executed.
19:27:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:49 INFO  : Context for 'APU' is selected.
19:27:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:49 INFO  : Context for 'APU' is selected.
19:27:49 INFO  : 'stop' command is executed.
19:27:50 INFO  : 'ps7_init' command is executed.
19:27:50 INFO  : 'ps7_post_config' command is executed.
19:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/uarttest/Debug/uarttest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/uarttest/Debug/uarttest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:51 INFO  : Memory regions updated for context APU
19:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:52 INFO  : 'con' command is executed.
19:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uarttest.elf_on_local.tcl'
19:28:53 INFO  : Disconnected from the channel tcfchan#1.
19:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:54 INFO  : 'jtag frequency' command is executed.
19:28:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:54 INFO  : Context for 'APU' is selected.
19:28:54 INFO  : System reset is completed.
19:28:57 INFO  : 'after 3000' command is executed.
19:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:29:00 INFO  : Context for 'APU' is selected.
19:29:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:03 INFO  : Context for 'APU' is selected.
19:29:04 INFO  : 'ps7_init' command is executed.
19:29:04 INFO  : 'ps7_post_config' command is executed.
19:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/uarttest/Debug/uarttest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/uarttest/Debug/uarttest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:04 INFO  : Memory regions updated for context APU
19:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:05 INFO  : 'con' command is executed.
19:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:29:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uarttest.elf_on_local.tcl'
19:33:42 INFO  : Disconnected from the channel tcfchan#2.
19:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:33:44 INFO  : 'jtag frequency' command is executed.
19:33:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:44 INFO  : Context for 'APU' is selected.
19:33:44 INFO  : System reset is completed.
19:33:47 INFO  : 'after 3000' command is executed.
19:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:33:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:50 INFO  : Context for 'APU' is selected.
19:33:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:50 INFO  : Context for 'APU' is selected.
19:33:51 INFO  : 'ps7_init' command is executed.
19:33:51 INFO  : 'ps7_post_config' command is executed.
19:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:52 INFO  : Memory regions updated for context APU
19:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:52 INFO  : 'con' command is executed.
19:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:33:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:33:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:33:52 INFO  : 'jtag frequency' command is executed.
19:33:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:52 INFO  : Context for 'APU' is selected.
19:33:52 INFO  : System reset is completed.
19:33:55 INFO  : 'after 3000' command is executed.
19:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:33:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:33:58 INFO  : Context for 'APU' is selected.
19:33:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:58 INFO  : Context for 'APU' is selected.
19:33:59 INFO  : 'ps7_init' command is executed.
19:33:59 INFO  : 'ps7_post_config' command is executed.
19:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:59 INFO  : Memory regions updated for context APU
19:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:00 INFO  : 'con' command is executed.
19:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:35:18 INFO  : Disconnected from the channel tcfchan#3.
19:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:19 INFO  : 'jtag frequency' command is executed.
19:35:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:19 INFO  : Context for 'APU' is selected.
19:35:19 INFO  : System reset is completed.
19:35:22 INFO  : 'after 3000' command is executed.
19:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:35:25 INFO  : Context for 'APU' is selected.
19:35:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:25 INFO  : Context for 'APU' is selected.
19:35:26 INFO  : 'ps7_init' command is executed.
19:35:26 INFO  : 'ps7_post_config' command is executed.
19:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:27 INFO  : Memory regions updated for context APU
19:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:27 INFO  : 'con' command is executed.
19:35:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:35:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:41:03 INFO  : Disconnected from the channel tcfchan#4.
19:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:04 INFO  : 'jtag frequency' command is executed.
19:41:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:04 INFO  : Context for 'APU' is selected.
19:41:04 INFO  : System reset is completed.
19:41:07 INFO  : 'after 3000' command is executed.
19:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:41:10 INFO  : Context for 'APU' is selected.
19:41:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:10 INFO  : Context for 'APU' is selected.
19:41:11 INFO  : 'ps7_init' command is executed.
19:41:11 INFO  : 'ps7_post_config' command is executed.
19:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:11 INFO  : Memory regions updated for context APU
19:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:12 INFO  : 'con' command is executed.
19:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:41:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:41:49 INFO  : Disconnected from the channel tcfchan#5.
19:41:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:50 INFO  : 'jtag frequency' command is executed.
19:41:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:50 INFO  : Context for 'APU' is selected.
19:41:50 INFO  : System reset is completed.
19:41:53 INFO  : 'after 3000' command is executed.
19:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:41:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:41:56 INFO  : Context for 'APU' is selected.
19:41:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:56 INFO  : Context for 'APU' is selected.
19:41:57 INFO  : 'ps7_init' command is executed.
19:41:57 INFO  : 'ps7_post_config' command is executed.
19:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:57 INFO  : Memory regions updated for context APU
19:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:58 INFO  : 'con' command is executed.
19:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:41:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:44:49 INFO  : Disconnected from the channel tcfchan#6.
19:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:44:50 INFO  : 'jtag frequency' command is executed.
19:44:50 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:50 INFO  : Context for 'APU' is selected.
19:44:50 INFO  : System reset is completed.
19:44:53 INFO  : 'after 3000' command is executed.
19:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:44:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:44:56 INFO  : Context for 'APU' is selected.
19:44:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:44:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:56 INFO  : Context for 'APU' is selected.
19:44:57 INFO  : 'ps7_init' command is executed.
19:44:57 INFO  : 'ps7_post_config' command is executed.
19:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:57 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:57 INFO  : Memory regions updated for context APU
19:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:58 INFO  : 'con' command is executed.
19:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:44:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:45:28 INFO  : Disconnected from the channel tcfchan#7.
19:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:30 INFO  : 'jtag frequency' command is executed.
19:45:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:30 INFO  : Context for 'APU' is selected.
19:45:30 INFO  : System reset is completed.
19:45:33 INFO  : 'after 3000' command is executed.
19:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:45:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:45:35 INFO  : Context for 'APU' is selected.
19:45:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:36 INFO  : Context for 'APU' is selected.
19:45:36 INFO  : 'ps7_init' command is executed.
19:45:36 INFO  : 'ps7_post_config' command is executed.
19:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:37 INFO  : Memory regions updated for context APU
19:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:37 INFO  : 'con' command is executed.
19:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:45:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:46:31 INFO  : Disconnected from the channel tcfchan#8.
19:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:32 INFO  : 'jtag frequency' command is executed.
19:46:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:32 INFO  : Context for 'APU' is selected.
19:46:32 INFO  : System reset is completed.
19:46:35 INFO  : 'after 3000' command is executed.
19:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:46:38 INFO  : Context for 'APU' is selected.
19:46:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:38 INFO  : Context for 'APU' is selected.
19:46:39 INFO  : 'ps7_init' command is executed.
19:46:39 INFO  : 'ps7_post_config' command is executed.
19:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:39 INFO  : Memory regions updated for context APU
19:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:39 INFO  : 'con' command is executed.
19:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:47:17 INFO  : Disconnected from the channel tcfchan#9.
19:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:18 INFO  : 'jtag frequency' command is executed.
19:47:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:18 INFO  : Context for 'APU' is selected.
19:47:19 INFO  : System reset is completed.
19:47:22 INFO  : 'after 3000' command is executed.
19:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:47:24 INFO  : Context for 'APU' is selected.
19:47:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:24 INFO  : Context for 'APU' is selected.
19:47:25 INFO  : 'ps7_init' command is executed.
19:47:25 INFO  : 'ps7_post_config' command is executed.
19:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:26 INFO  : Memory regions updated for context APU
19:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:26 INFO  : 'con' command is executed.
19:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:47:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:52:23 INFO  : Disconnected from the channel tcfchan#10.
19:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:25 INFO  : 'jtag frequency' command is executed.
19:52:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:25 INFO  : Context for 'APU' is selected.
19:52:25 INFO  : System reset is completed.
19:52:28 INFO  : 'after 3000' command is executed.
19:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:52:31 INFO  : Context for 'APU' is selected.
19:52:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:31 INFO  : Context for 'APU' is selected.
19:52:32 INFO  : 'ps7_init' command is executed.
19:52:32 INFO  : 'ps7_post_config' command is executed.
19:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:32 INFO  : Memory regions updated for context APU
19:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:32 INFO  : 'con' command is executed.
19:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:52:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:53:30 INFO  : Disconnected from the channel tcfchan#11.
19:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:53:31 INFO  : 'jtag frequency' command is executed.
19:53:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:53:31 INFO  : Context for 'APU' is selected.
19:53:31 INFO  : System reset is completed.
19:53:34 INFO  : 'after 3000' command is executed.
19:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:53:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:53:37 INFO  : Context for 'APU' is selected.
19:53:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:37 INFO  : Context for 'APU' is selected.
19:53:38 INFO  : 'ps7_init' command is executed.
19:53:38 INFO  : 'ps7_post_config' command is executed.
19:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:39 INFO  : Memory regions updated for context APU
19:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:39 INFO  : 'con' command is executed.
19:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:53:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:54:34 INFO  : Disconnected from the channel tcfchan#12.
19:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:36 INFO  : 'jtag frequency' command is executed.
19:54:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:36 INFO  : Context for 'APU' is selected.
19:54:36 INFO  : System reset is completed.
19:54:39 INFO  : 'after 3000' command is executed.
19:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:54:41 INFO  : Context for 'APU' is selected.
19:54:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:41 INFO  : Context for 'APU' is selected.
19:54:42 INFO  : 'ps7_init' command is executed.
19:54:42 INFO  : 'ps7_post_config' command is executed.
19:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:43 INFO  : Memory regions updated for context APU
19:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:43 INFO  : 'con' command is executed.
19:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:55:35 INFO  : Disconnected from the channel tcfchan#13.
19:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:36 INFO  : 'jtag frequency' command is executed.
19:55:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:36 INFO  : Context for 'APU' is selected.
19:55:37 INFO  : System reset is completed.
19:55:40 INFO  : 'after 3000' command is executed.
19:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:55:42 INFO  : Context for 'APU' is selected.
19:55:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:42 INFO  : Context for 'APU' is selected.
19:55:43 INFO  : 'ps7_init' command is executed.
19:55:43 INFO  : 'ps7_post_config' command is executed.
19:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:44 INFO  : Memory regions updated for context APU
19:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:44 INFO  : 'con' command is executed.
19:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:55:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:57:22 INFO  : Disconnected from the channel tcfchan#14.
19:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:24 INFO  : 'jtag frequency' command is executed.
19:57:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:24 INFO  : Context for 'APU' is selected.
19:57:24 INFO  : System reset is completed.
19:57:27 INFO  : 'after 3000' command is executed.
19:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:57:29 INFO  : Context for 'APU' is selected.
19:57:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:30 INFO  : Context for 'APU' is selected.
19:57:30 INFO  : 'ps7_init' command is executed.
19:57:30 INFO  : 'ps7_post_config' command is executed.
19:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:31 INFO  : Memory regions updated for context APU
19:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:31 INFO  : 'con' command is executed.
19:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:58:40 INFO  : Disconnected from the channel tcfchan#15.
19:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:42 INFO  : 'jtag frequency' command is executed.
19:58:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:42 INFO  : Context for 'APU' is selected.
19:58:42 INFO  : System reset is completed.
19:58:45 INFO  : 'after 3000' command is executed.
19:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:58:48 INFO  : Context for 'APU' is selected.
19:58:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:48 INFO  : Context for 'APU' is selected.
19:58:48 INFO  : 'ps7_init' command is executed.
19:58:48 INFO  : 'ps7_post_config' command is executed.
19:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:49 INFO  : Memory regions updated for context APU
19:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:49 INFO  : 'con' command is executed.
19:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
19:59:30 INFO  : Disconnected from the channel tcfchan#16.
19:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:31 INFO  : 'jtag frequency' command is executed.
19:59:31 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:31 INFO  : Context for 'APU' is selected.
19:59:32 INFO  : System reset is completed.
19:59:35 INFO  : 'after 3000' command is executed.
19:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:59:37 INFO  : Context for 'APU' is selected.
19:59:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:37 INFO  : Context for 'APU' is selected.
19:59:38 INFO  : 'ps7_init' command is executed.
19:59:38 INFO  : 'ps7_post_config' command is executed.
19:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:38 INFO  : Memory regions updated for context APU
19:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:39 INFO  : 'con' command is executed.
19:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:59:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:00:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573475884627,  Project:1573470097572
21:00:14 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:00:27 INFO  : Copied contents of D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
21:03:02 INFO  : Registering command handlers for SDK TCF services
21:03:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
21:03:23 INFO  : XSCT server has started successfully.
21:03:23 INFO  : Successfully done setting XSCT server connection channel  
21:03:24 INFO  : Successfully done setting SDK workspace  
21:03:24 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:03:24 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:09:04 INFO  : Registering command handlers for SDK TCF services
21:09:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
21:09:13 INFO  : XSCT server has started successfully.
21:09:13 INFO  : Successfully done setting XSCT server connection channel  
21:09:13 INFO  : Successfully done setting SDK workspace  
21:09:13 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:09:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
21:10:24 INFO  : Refreshed build settings on project Lidar3Dbuild
21:12:23 INFO  : Refreshed build settings on project Lidar3Dbuild
21:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:20 INFO  : 'jtag frequency' command is executed.
21:16:20 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:20 INFO  : Context for 'APU' is selected.
21:16:20 INFO  : System reset is completed.
21:16:23 INFO  : 'after 3000' command is executed.
21:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:26 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:16:26 INFO  : Context for 'APU' is selected.
21:16:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:26 INFO  : Context for 'APU' is selected.
21:16:27 INFO  : 'ps7_init' command is executed.
21:16:27 INFO  : 'ps7_post_config' command is executed.
21:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:28 INFO  : Memory regions updated for context APU
21:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:28 INFO  : 'con' command is executed.
21:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:16:58 INFO  : Disconnected from the channel tcfchan#1.
21:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:59 INFO  : 'jtag frequency' command is executed.
21:16:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:59 INFO  : Context for 'APU' is selected.
21:16:59 INFO  : System reset is completed.
21:17:02 INFO  : 'after 3000' command is executed.
21:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:17:05 INFO  : Context for 'APU' is selected.
21:17:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:08 INFO  : Context for 'APU' is selected.
21:17:09 INFO  : 'ps7_init' command is executed.
21:17:09 INFO  : 'ps7_post_config' command is executed.
21:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:09 INFO  : Memory regions updated for context APU
21:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:10 INFO  : 'con' command is executed.
21:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:17:37 INFO  : Disconnected from the channel tcfchan#2.
21:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:17:39 INFO  : 'jtag frequency' command is executed.
21:17:39 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:39 INFO  : Context for 'APU' is selected.
21:17:39 INFO  : System reset is completed.
21:17:42 INFO  : 'after 3000' command is executed.
21:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:17:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:17:45 INFO  : Context for 'APU' is selected.
21:17:48 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:17:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:48 INFO  : Context for 'APU' is selected.
21:17:49 INFO  : 'ps7_init' command is executed.
21:17:49 INFO  : 'ps7_post_config' command is executed.
21:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:49 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:49 INFO  : Memory regions updated for context APU
21:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:49 INFO  : 'con' command is executed.
21:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:17:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:18:14 INFO  : Disconnected from the channel tcfchan#3.
21:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:15 INFO  : 'jtag frequency' command is executed.
21:18:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:15 INFO  : Context for 'APU' is selected.
21:18:16 INFO  : System reset is completed.
21:18:19 INFO  : 'after 3000' command is executed.
21:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:18:21 INFO  : Context for 'APU' is selected.
21:18:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:25 INFO  : Context for 'APU' is selected.
21:18:26 INFO  : 'ps7_init' command is executed.
21:18:26 INFO  : 'ps7_post_config' command is executed.
21:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:27 INFO  : Memory regions updated for context APU
21:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:27 INFO  : 'con' command is executed.
21:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:19:08 INFO  : Disconnected from the channel tcfchan#4.
21:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:09 INFO  : 'jtag frequency' command is executed.
21:19:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:09 INFO  : Context for 'APU' is selected.
21:19:09 INFO  : System reset is completed.
21:19:12 INFO  : 'after 3000' command is executed.
21:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:19:15 INFO  : Context for 'APU' is selected.
21:19:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:19 INFO  : Context for 'APU' is selected.
21:19:19 INFO  : 'ps7_init' command is executed.
21:19:19 INFO  : 'ps7_post_config' command is executed.
21:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:20 INFO  : Memory regions updated for context APU
21:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:20 INFO  : 'con' command is executed.
21:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:19:45 INFO  : Disconnected from the channel tcfchan#5.
21:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:46 INFO  : 'jtag frequency' command is executed.
21:19:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:46 INFO  : Context for 'APU' is selected.
21:19:47 INFO  : System reset is completed.
21:19:50 INFO  : 'after 3000' command is executed.
21:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:19:52 INFO  : Context for 'APU' is selected.
21:19:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:55 INFO  : Context for 'APU' is selected.
21:19:56 INFO  : 'ps7_init' command is executed.
21:19:56 INFO  : 'ps7_post_config' command is executed.
21:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:57 INFO  : Memory regions updated for context APU
21:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:57 INFO  : 'con' command is executed.
21:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:20:32 INFO  : Disconnected from the channel tcfchan#6.
21:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:33 INFO  : 'jtag frequency' command is executed.
21:20:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:33 INFO  : Context for 'APU' is selected.
21:20:34 INFO  : System reset is completed.
21:20:37 INFO  : 'after 3000' command is executed.
21:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:20:39 INFO  : Context for 'APU' is selected.
21:20:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:43 INFO  : Context for 'APU' is selected.
21:20:43 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. FT_Write failed: io error
21:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
----------------End of Script----------------

21:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:58 INFO  : 'jtag frequency' command is executed.
21:20:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:58 INFO  : Context for 'APU' is selected.
21:20:58 INFO  : System reset is completed.
21:21:01 INFO  : 'after 3000' command is executed.
21:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:21:04 INFO  : Context for 'APU' is selected.
21:21:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:04 INFO  : Context for 'APU' is selected.
21:21:04 INFO  : 'ps7_init' command is executed.
21:21:04 INFO  : 'ps7_post_config' command is executed.
21:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:05 INFO  : Memory regions updated for context APU
21:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:05 INFO  : 'con' command is executed.
21:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:21:33 INFO  : Disconnected from the channel tcfchan#7.
21:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:35 INFO  : 'jtag frequency' command is executed.
21:21:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:35 INFO  : Context for 'APU' is selected.
21:21:35 INFO  : System reset is completed.
21:21:38 INFO  : 'after 3000' command is executed.
21:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:21:41 INFO  : Context for 'APU' is selected.
21:21:44 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:44 INFO  : Context for 'APU' is selected.
21:21:45 INFO  : 'ps7_init' command is executed.
21:21:45 INFO  : 'ps7_post_config' command is executed.
21:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:45 INFO  : Memory regions updated for context APU
21:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:46 INFO  : 'con' command is executed.
21:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:22:08 INFO  : Disconnected from the channel tcfchan#8.
21:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:09 INFO  : 'jtag frequency' command is executed.
21:22:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:09 INFO  : Context for 'APU' is selected.
21:22:09 INFO  : System reset is completed.
21:22:12 INFO  : 'after 3000' command is executed.
21:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:22:15 INFO  : Context for 'APU' is selected.
21:22:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:19 INFO  : Context for 'APU' is selected.
21:22:19 INFO  : 'ps7_init' command is executed.
21:22:19 INFO  : 'ps7_post_config' command is executed.
21:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:20 INFO  : Memory regions updated for context APU
21:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:20 INFO  : 'con' command is executed.
21:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:22:41 INFO  : Disconnected from the channel tcfchan#9.
21:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:43 INFO  : 'jtag frequency' command is executed.
21:22:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:43 INFO  : Context for 'APU' is selected.
21:22:43 INFO  : System reset is completed.
21:22:46 INFO  : 'after 3000' command is executed.
21:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:22:49 INFO  : Context for 'APU' is selected.
21:22:52 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:52 INFO  : Context for 'APU' is selected.
21:22:53 INFO  : 'ps7_init' command is executed.
21:22:53 INFO  : 'ps7_post_config' command is executed.
21:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:54 INFO  : Memory regions updated for context APU
21:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:55 INFO  : 'con' command is executed.
21:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:24:13 INFO  : Disconnected from the channel tcfchan#10.
21:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:15 INFO  : 'jtag frequency' command is executed.
21:24:15 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:15 INFO  : Context for 'APU' is selected.
21:24:15 INFO  : System reset is completed.
21:24:18 INFO  : 'after 3000' command is executed.
21:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:21 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:24:21 INFO  : Context for 'APU' is selected.
21:24:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:24 INFO  : Context for 'APU' is selected.
21:24:25 INFO  : 'ps7_init' command is executed.
21:24:25 INFO  : 'ps7_post_config' command is executed.
21:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:25 INFO  : Memory regions updated for context APU
21:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:26 INFO  : 'con' command is executed.
21:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:26 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:24:46 INFO  : Disconnected from the channel tcfchan#11.
21:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:48 INFO  : 'jtag frequency' command is executed.
21:24:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:48 INFO  : Context for 'APU' is selected.
21:24:48 INFO  : System reset is completed.
21:24:51 INFO  : 'after 3000' command is executed.
21:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:24:53 INFO  : Context for 'APU' is selected.
21:24:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : 'ps7_init' command is executed.
21:24:58 INFO  : 'ps7_post_config' command is executed.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:59 INFO  : Memory regions updated for context APU
21:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : 'con' command is executed.
21:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:26:22 INFO  : Disconnected from the channel tcfchan#12.
21:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:23 INFO  : 'jtag frequency' command is executed.
21:26:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:23 INFO  : Context for 'APU' is selected.
21:26:23 INFO  : System reset is completed.
21:26:26 INFO  : 'after 3000' command is executed.
21:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:26:29 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:33 INFO  : 'ps7_init' command is executed.
21:26:33 INFO  : 'ps7_post_config' command is executed.
21:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:34 INFO  : Memory regions updated for context APU
21:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:34 INFO  : 'con' command is executed.
21:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:27:21 INFO  : Disconnected from the channel tcfchan#13.
21:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:22 INFO  : 'jtag frequency' command is executed.
21:27:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:23 INFO  : Context for 'APU' is selected.
21:27:23 INFO  : System reset is completed.
21:27:26 INFO  : 'after 3000' command is executed.
21:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:27:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:27:28 INFO  : Context for 'APU' is selected.
21:27:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:32 INFO  : Context for 'APU' is selected.
21:27:33 INFO  : 'ps7_init' command is executed.
21:27:33 INFO  : 'ps7_post_config' command is executed.
21:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:33 INFO  : Memory regions updated for context APU
21:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:33 INFO  : 'con' command is executed.
21:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:33 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:27:58 INFO  : Disconnected from the channel tcfchan#14.
21:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:00 INFO  : 'jtag frequency' command is executed.
21:28:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:00 INFO  : Context for 'APU' is selected.
21:28:00 INFO  : System reset is completed.
21:28:03 INFO  : 'after 3000' command is executed.
21:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:28:06 INFO  : Context for 'APU' is selected.
21:28:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:10 INFO  : Context for 'APU' is selected.
21:28:11 INFO  : 'ps7_init' command is executed.
21:28:11 INFO  : 'ps7_post_config' command is executed.
21:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:11 INFO  : Memory regions updated for context APU
21:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:11 INFO  : 'con' command is executed.
21:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:28:56 INFO  : Disconnected from the channel tcfchan#15.
21:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:58 INFO  : 'jtag frequency' command is executed.
21:28:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:58 INFO  : Context for 'APU' is selected.
21:28:58 INFO  : System reset is completed.
21:29:01 INFO  : 'after 3000' command is executed.
21:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:29:03 INFO  : Context for 'APU' is selected.
21:29:07 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:07 INFO  : Context for 'APU' is selected.
21:29:08 INFO  : 'ps7_init' command is executed.
21:29:08 INFO  : 'ps7_post_config' command is executed.
21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:08 INFO  : Memory regions updated for context APU
21:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:09 INFO  : 'con' command is executed.
21:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:09 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:29:33 INFO  : Disconnected from the channel tcfchan#16.
21:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:34 INFO  : 'jtag frequency' command is executed.
21:29:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:34 INFO  : Context for 'APU' is selected.
21:29:35 INFO  : System reset is completed.
21:29:38 INFO  : 'after 3000' command is executed.
21:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:29:40 INFO  : Context for 'APU' is selected.
21:29:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:43 INFO  : Context for 'APU' is selected.
21:29:44 INFO  : 'ps7_init' command is executed.
21:29:44 INFO  : 'ps7_post_config' command is executed.
21:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:45 INFO  : Memory regions updated for context APU
21:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:45 INFO  : 'con' command is executed.
21:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:30:08 INFO  : Disconnected from the channel tcfchan#17.
21:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:10 INFO  : 'jtag frequency' command is executed.
21:30:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:10 INFO  : Context for 'APU' is selected.
21:30:10 INFO  : System reset is completed.
21:30:13 INFO  : 'after 3000' command is executed.
21:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:30:15 INFO  : Context for 'APU' is selected.
21:30:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:19 INFO  : Context for 'APU' is selected.
21:30:20 INFO  : 'ps7_init' command is executed.
21:30:20 INFO  : 'ps7_post_config' command is executed.
21:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:20 INFO  : Memory regions updated for context APU
21:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:21 INFO  : 'con' command is executed.
21:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:31:50 INFO  : Disconnected from the channel tcfchan#18.
21:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:52 INFO  : 'jtag frequency' command is executed.
21:31:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:52 INFO  : Context for 'APU' is selected.
21:31:52 INFO  : System reset is completed.
21:31:55 INFO  : 'after 3000' command is executed.
21:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:31:57 INFO  : Context for 'APU' is selected.
21:32:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:01 INFO  : Context for 'APU' is selected.
21:32:02 INFO  : 'ps7_init' command is executed.
21:32:02 INFO  : 'ps7_post_config' command is executed.
21:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:03 INFO  : Memory regions updated for context APU
21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : 'con' command is executed.
21:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:39:15 INFO  : Disconnected from the channel tcfchan#19.
21:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:17 INFO  : 'jtag frequency' command is executed.
21:39:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:17 INFO  : Context for 'APU' is selected.
21:39:17 INFO  : System reset is completed.
21:39:20 INFO  : 'after 3000' command is executed.
21:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:39:23 INFO  : Context for 'APU' is selected.
21:39:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:39:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:28 INFO  : Context for 'APU' is selected.
21:39:28 INFO  : 'ps7_init' command is executed.
21:39:28 INFO  : 'ps7_post_config' command is executed.
21:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:29 INFO  : Memory regions updated for context APU
21:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:29 INFO  : 'con' command is executed.
21:39:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:39:52 INFO  : Disconnected from the channel tcfchan#20.
21:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:54 INFO  : 'jtag frequency' command is executed.
21:39:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:54 INFO  : Context for 'APU' is selected.
21:39:54 INFO  : System reset is completed.
21:39:57 INFO  : 'after 3000' command is executed.
21:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:40:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:40:00 INFO  : Context for 'APU' is selected.
21:40:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:04 INFO  : Context for 'APU' is selected.
21:40:05 INFO  : 'ps7_init' command is executed.
21:40:05 INFO  : 'ps7_post_config' command is executed.
21:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:05 INFO  : Memory regions updated for context APU
21:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:06 INFO  : 'con' command is executed.
21:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:40:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:44:43 INFO  : Disconnected from the channel tcfchan#21.
21:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:45 INFO  : 'jtag frequency' command is executed.
21:44:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:45 INFO  : Context for 'APU' is selected.
21:44:45 INFO  : System reset is completed.
21:44:48 INFO  : 'after 3000' command is executed.
21:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:44:51 INFO  : Context for 'APU' is selected.
21:44:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:55 INFO  : Context for 'APU' is selected.
21:44:55 INFO  : 'ps7_init' command is executed.
21:44:55 INFO  : 'ps7_post_config' command is executed.
21:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:56 INFO  : Memory regions updated for context APU
21:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:56 INFO  : 'con' command is executed.
21:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:44:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:47:38 INFO  : Disconnected from the channel tcfchan#22.
21:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:40 INFO  : 'jtag frequency' command is executed.
21:47:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:40 INFO  : Context for 'APU' is selected.
21:47:40 INFO  : System reset is completed.
21:47:43 INFO  : 'after 3000' command is executed.
21:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:47:45 INFO  : Context for 'APU' is selected.
21:47:49 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:50 INFO  : Context for 'APU' is selected.
21:47:50 INFO  : 'ps7_init' command is executed.
21:47:50 INFO  : 'ps7_post_config' command is executed.
21:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:51 INFO  : Memory regions updated for context APU
21:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:51 INFO  : 'con' command is executed.
21:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:49:10 INFO  : Disconnected from the channel tcfchan#23.
21:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:12 INFO  : 'jtag frequency' command is executed.
21:49:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:12 INFO  : Context for 'APU' is selected.
21:49:12 INFO  : System reset is completed.
21:49:15 INFO  : 'after 3000' command is executed.
21:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:49:18 INFO  : Context for 'APU' is selected.
21:49:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:22 INFO  : Context for 'APU' is selected.
21:49:23 INFO  : 'ps7_init' command is executed.
21:49:23 INFO  : 'ps7_post_config' command is executed.
21:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:23 INFO  : Memory regions updated for context APU
21:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:24 INFO  : 'con' command is executed.
21:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:49:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:50:07 INFO  : Disconnected from the channel tcfchan#24.
21:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:08 INFO  : 'jtag frequency' command is executed.
21:50:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:08 INFO  : Context for 'APU' is selected.
21:50:09 INFO  : System reset is completed.
21:50:12 INFO  : 'after 3000' command is executed.
21:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:50:14 INFO  : Context for 'APU' is selected.
21:50:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:18 INFO  : Context for 'APU' is selected.
21:50:19 INFO  : 'ps7_init' command is executed.
21:50:19 INFO  : 'ps7_post_config' command is executed.
21:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:19 INFO  : Memory regions updated for context APU
21:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:20 INFO  : 'con' command is executed.
21:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:53:09 INFO  : Disconnected from the channel tcfchan#25.
21:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:11 INFO  : 'jtag frequency' command is executed.
21:53:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:11 INFO  : Context for 'APU' is selected.
21:53:11 INFO  : System reset is completed.
21:53:14 INFO  : 'after 3000' command is executed.
21:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:53:16 INFO  : Context for 'APU' is selected.
21:53:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:21 INFO  : Context for 'APU' is selected.
21:53:22 INFO  : 'ps7_init' command is executed.
21:53:22 INFO  : 'ps7_post_config' command is executed.
21:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:22 INFO  : Memory regions updated for context APU
21:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:23 INFO  : 'con' command is executed.
21:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
22:26:13 INFO  : Disconnected from the channel tcfchan#26.
22:30:30 INFO  : Registering command handlers for SDK TCF services
22:30:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
22:30:37 INFO  : XSCT server has started successfully.
22:30:38 INFO  : Successfully done setting XSCT server connection channel  
22:30:38 INFO  : Successfully done setting SDK workspace  
22:30:38 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
22:30:38 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
11:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:59:28 INFO  : 'jtag frequency' command is executed.
11:59:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:28 INFO  : Context for 'APU' is selected.
11:59:28 INFO  : System reset is completed.
11:59:31 INFO  : 'after 3000' command is executed.
11:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:59:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:59:36 INFO  : Context for 'APU' is selected.
11:59:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:36 INFO  : Context for 'APU' is selected.
11:59:36 INFO  : 'ps7_init' command is executed.
11:59:36 INFO  : 'ps7_post_config' command is executed.
11:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:38 INFO  : Memory regions updated for context APU
11:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:39 INFO  : 'con' command is executed.
11:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:59:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:00:55 INFO  : Disconnected from the channel tcfchan#1.
12:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:57 INFO  : 'jtag frequency' command is executed.
12:00:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:57 INFO  : Context for 'APU' is selected.
12:00:57 INFO  : System reset is completed.
12:01:00 INFO  : 'after 3000' command is executed.
12:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:03 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:01:03 INFO  : Context for 'APU' is selected.
12:01:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:08 INFO  : Context for 'APU' is selected.
12:01:09 INFO  : 'ps7_init' command is executed.
12:01:09 INFO  : 'ps7_post_config' command is executed.
12:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:09 INFO  : Memory regions updated for context APU
12:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:10 INFO  : 'con' command is executed.
12:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:01:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:05:06 INFO  : Disconnected from the channel tcfchan#2.
12:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:07 INFO  : 'jtag frequency' command is executed.
12:05:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:07 INFO  : Context for 'APU' is selected.
12:05:07 INFO  : System reset is completed.
12:05:10 INFO  : 'after 3000' command is executed.
12:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:05:13 INFO  : Context for 'APU' is selected.
12:05:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:18 INFO  : Context for 'APU' is selected.
12:05:18 INFO  : 'ps7_init' command is executed.
12:05:18 INFO  : 'ps7_post_config' command is executed.
12:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:19 INFO  : Memory regions updated for context APU
12:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:19 INFO  : 'con' command is executed.
12:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:06:05 INFO  : Disconnected from the channel tcfchan#3.
12:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:07 INFO  : 'jtag frequency' command is executed.
12:06:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:07 INFO  : Context for 'APU' is selected.
12:06:07 INFO  : System reset is completed.
12:06:10 INFO  : 'after 3000' command is executed.
12:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:12 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:06:13 INFO  : Context for 'APU' is selected.
12:06:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:16 INFO  : Context for 'APU' is selected.
12:06:17 INFO  : 'ps7_init' command is executed.
12:06:17 INFO  : 'ps7_post_config' command is executed.
12:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:18 INFO  : Memory regions updated for context APU
12:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:18 INFO  : 'con' command is executed.
12:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:22:05 INFO  : Disconnected from the channel tcfchan#4.
12:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:07 INFO  : 'jtag frequency' command is executed.
12:22:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:07 INFO  : Context for 'APU' is selected.
12:22:07 INFO  : System reset is completed.
12:22:10 INFO  : 'after 3000' command is executed.
12:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:22:13 INFO  : Context for 'APU' is selected.
12:22:16 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:16 INFO  : Context for 'APU' is selected.
12:22:17 INFO  : 'ps7_init' command is executed.
12:22:17 INFO  : 'ps7_post_config' command is executed.
12:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:17 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:17 INFO  : Memory regions updated for context APU
12:22:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:18 INFO  : 'con' command is executed.
12:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:22:43 INFO  : Disconnected from the channel tcfchan#5.
12:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:44 INFO  : 'jtag frequency' command is executed.
12:22:44 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:44 INFO  : Context for 'APU' is selected.
12:22:44 INFO  : System reset is completed.
12:22:47 INFO  : 'after 3000' command is executed.
12:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:22:50 INFO  : Context for 'APU' is selected.
12:22:54 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:54 INFO  : Context for 'APU' is selected.
12:22:54 INFO  : 'ps7_init' command is executed.
12:22:54 INFO  : 'ps7_post_config' command is executed.
12:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:55 INFO  : Memory regions updated for context APU
12:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:55 INFO  : 'con' command is executed.
12:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:27:46 INFO  : Disconnected from the channel tcfchan#6.
12:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:47 INFO  : 'jtag frequency' command is executed.
12:27:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:47 INFO  : Context for 'APU' is selected.
12:27:48 INFO  : System reset is completed.
12:27:51 INFO  : 'after 3000' command is executed.
12:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:27:53 INFO  : Context for 'APU' is selected.
12:27:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:57 INFO  : Context for 'APU' is selected.
12:27:58 INFO  : 'ps7_init' command is executed.
12:27:58 INFO  : 'ps7_post_config' command is executed.
12:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:58 INFO  : Memory regions updated for context APU
12:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:58 INFO  : 'con' command is executed.
12:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:28:20 INFO  : Disconnected from the channel tcfchan#7.
12:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:21 INFO  : 'jtag frequency' command is executed.
12:28:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:21 INFO  : Context for 'APU' is selected.
12:28:21 INFO  : System reset is completed.
12:28:24 INFO  : 'after 3000' command is executed.
12:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:28:27 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:28:27 INFO  : Context for 'APU' is selected.
12:28:30 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:30 INFO  : Context for 'APU' is selected.
12:28:30 INFO  : 'ps7_init' command is executed.
12:28:30 INFO  : 'ps7_post_config' command is executed.
12:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:31 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:31 INFO  : Memory regions updated for context APU
12:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:31 INFO  : 'con' command is executed.
12:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:38:55 INFO  : Disconnected from the channel tcfchan#8.
12:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:56 INFO  : 'jtag frequency' command is executed.
12:38:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:56 INFO  : Context for 'APU' is selected.
12:38:57 INFO  : System reset is completed.
12:39:00 INFO  : 'after 3000' command is executed.
12:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:02 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:06 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : 'ps7_init' command is executed.
12:39:06 INFO  : 'ps7_post_config' command is executed.
12:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:07 INFO  : Memory regions updated for context APU
12:39:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:07 INFO  : 'jtag frequency' command is executed.
12:39:07 INFO  : 'con' command is executed.
12:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:39:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:07 INFO  : Context for 'APU' is selected.
12:39:08 INFO  : System reset is completed.
12:39:11 INFO  : 'after 3000' command is executed.
12:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:39:13 INFO  : Context for 'APU' is selected.
12:39:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:13 INFO  : Context for 'APU' is selected.
12:39:14 INFO  : 'ps7_init' command is executed.
12:39:14 INFO  : 'ps7_post_config' command is executed.
12:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:14 INFO  : Memory regions updated for context APU
12:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:15 INFO  : 'con' command is executed.
12:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:39:35 INFO  : Disconnected from the channel tcfchan#9.
12:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:37 INFO  : 'jtag frequency' command is executed.
12:39:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:37 INFO  : Context for 'APU' is selected.
12:39:37 INFO  : System reset is completed.
12:39:40 INFO  : 'after 3000' command is executed.
12:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:39:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:39:43 INFO  : Context for 'APU' is selected.
12:39:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:46 INFO  : Context for 'APU' is selected.
12:39:46 INFO  : 'ps7_init' command is executed.
12:39:46 INFO  : 'ps7_post_config' command is executed.
12:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:47 INFO  : Memory regions updated for context APU
12:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:47 INFO  : 'con' command is executed.
12:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:39:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:40:41 INFO  : Disconnected from the channel tcfchan#10.
12:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:42 INFO  : 'jtag frequency' command is executed.
12:40:42 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:42 INFO  : Context for 'APU' is selected.
12:40:42 INFO  : System reset is completed.
12:40:45 INFO  : 'after 3000' command is executed.
12:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:48 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:40:48 INFO  : Context for 'APU' is selected.
12:40:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:40:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:51 INFO  : Context for 'APU' is selected.
12:40:52 INFO  : 'ps7_init' command is executed.
12:40:52 INFO  : 'ps7_post_config' command is executed.
12:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:52 INFO  : Memory regions updated for context APU
12:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:53 INFO  : 'con' command is executed.
12:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:53 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:42:32 INFO  : Disconnected from the channel tcfchan#11.
12:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:34 INFO  : 'jtag frequency' command is executed.
12:42:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:34 INFO  : Context for 'APU' is selected.
12:42:34 INFO  : System reset is completed.
12:42:37 INFO  : 'after 3000' command is executed.
12:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:42:40 INFO  : Context for 'APU' is selected.
12:42:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:43 INFO  : Context for 'APU' is selected.
12:42:44 INFO  : 'ps7_init' command is executed.
12:42:44 INFO  : 'ps7_post_config' command is executed.
12:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:44 INFO  : Memory regions updated for context APU
12:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:44 INFO  : 'con' command is executed.
12:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:45:54 INFO  : Disconnected from the channel tcfchan#12.
12:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:55 INFO  : 'jtag frequency' command is executed.
12:45:56 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:56 INFO  : Context for 'APU' is selected.
12:45:56 INFO  : System reset is completed.
12:45:59 INFO  : 'after 3000' command is executed.
12:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:46:01 INFO  : Context for 'APU' is selected.
12:46:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:05 INFO  : Context for 'APU' is selected.
12:46:05 INFO  : 'ps7_init' command is executed.
12:46:05 INFO  : 'ps7_post_config' command is executed.
12:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:06 INFO  : Memory regions updated for context APU
12:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:06 INFO  : 'con' command is executed.
12:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:10:33 INFO  : Disconnected from the channel tcfchan#13.
13:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:34 INFO  : 'jtag frequency' command is executed.
13:10:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:34 INFO  : Context for 'APU' is selected.
13:10:34 INFO  : System reset is completed.
13:10:37 INFO  : 'after 3000' command is executed.
13:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:10:40 INFO  : Context for 'APU' is selected.
13:10:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:43 INFO  : Context for 'APU' is selected.
13:10:44 INFO  : 'ps7_init' command is executed.
13:10:44 INFO  : 'ps7_post_config' command is executed.
13:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:44 INFO  : Memory regions updated for context APU
13:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:45 INFO  : 'con' command is executed.
13:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:18:16 INFO  : Disconnected from the channel tcfchan#14.
13:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:17 INFO  : 'jtag frequency' command is executed.
13:18:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:17 INFO  : Context for 'APU' is selected.
13:18:17 INFO  : System reset is completed.
13:18:20 INFO  : 'after 3000' command is executed.
13:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:18:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:18:23 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:26 INFO  : Context for 'APU' is selected.
13:18:27 INFO  : 'ps7_init' command is executed.
13:18:27 INFO  : 'ps7_post_config' command is executed.
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:27 INFO  : Memory regions updated for context APU
13:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:28 INFO  : 'con' command is executed.
13:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:18:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:28:07 INFO  : Disconnected from the channel tcfchan#15.
14:28:04 INFO  : Registering command handlers for SDK TCF services
14:28:07 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
14:28:14 INFO  : XSCT server has started successfully.
14:28:23 INFO  : Successfully done setting XSCT server connection channel  
14:28:23 INFO  : Successfully done setting SDK workspace  
14:28:23 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
14:28:23 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:32 INFO  : 'jtag frequency' command is executed.
14:29:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:32 INFO  : Context for 'APU' is selected.
14:29:32 INFO  : System reset is completed.
14:29:35 INFO  : 'after 3000' command is executed.
14:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:29:38 INFO  : Context for 'APU' is selected.
14:29:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:38 INFO  : Context for 'APU' is selected.
14:29:39 INFO  : 'ps7_init' command is executed.
14:29:39 INFO  : 'ps7_post_config' command is executed.
14:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:39 INFO  : Memory regions updated for context APU
14:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:40 INFO  : 'con' command is executed.
14:29:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:30:11 INFO  : Disconnected from the channel tcfchan#1.
14:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:13 INFO  : 'jtag frequency' command is executed.
14:30:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:13 INFO  : Context for 'APU' is selected.
14:30:13 INFO  : System reset is completed.
14:30:16 INFO  : 'after 3000' command is executed.
14:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:30:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:30:19 INFO  : Context for 'APU' is selected.
14:30:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:24 INFO  : Context for 'APU' is selected.
14:30:24 INFO  : 'ps7_init' command is executed.
14:30:24 INFO  : 'ps7_post_config' command is executed.
14:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:25 INFO  : Memory regions updated for context APU
14:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:25 INFO  : 'con' command is executed.
14:30:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:30:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:31:06 INFO  : Disconnected from the channel tcfchan#2.
14:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:07 INFO  : 'jtag frequency' command is executed.
14:31:07 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:07 INFO  : Context for 'APU' is selected.
14:31:07 INFO  : System reset is completed.
14:31:10 INFO  : 'after 3000' command is executed.
14:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:31:13 INFO  : Context for 'APU' is selected.
14:31:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:17 INFO  : Context for 'APU' is selected.
14:31:18 INFO  : 'ps7_init' command is executed.
14:31:18 INFO  : 'ps7_post_config' command is executed.
14:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:18 INFO  : Memory regions updated for context APU
14:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:19 INFO  : 'con' command is executed.
14:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:37:50 INFO  : Disconnected from the channel tcfchan#3.
16:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:51 INFO  : 'jtag frequency' command is executed.
16:37:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:51 INFO  : Context for 'APU' is selected.
16:37:51 INFO  : System reset is completed.
16:37:54 INFO  : 'after 3000' command is executed.
16:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:37:57 INFO  : Context for 'APU' is selected.
16:38:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:02 INFO  : Context for 'APU' is selected.
16:38:02 INFO  : 'ps7_init' command is executed.
16:38:02 INFO  : 'ps7_post_config' command is executed.
16:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:03 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:03 INFO  : Memory regions updated for context APU
16:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:03 INFO  : 'con' command is executed.
16:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:38:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:39:15 INFO  : Disconnected from the channel tcfchan#4.
16:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:08 INFO  : 'jtag frequency' command is executed.
16:40:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:08 INFO  : Context for 'APU' is selected.
16:40:08 INFO  : System reset is completed.
16:40:11 INFO  : 'after 3000' command is executed.
16:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:14 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:40:14 INFO  : Context for 'APU' is selected.
16:40:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:17 INFO  : Context for 'APU' is selected.
16:40:18 INFO  : 'ps7_init' command is executed.
16:40:18 INFO  : 'ps7_post_config' command is executed.
16:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:19 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:19 INFO  : Memory regions updated for context APU
16:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:19 INFO  : 'con' command is executed.
16:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:19 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:40:40 INFO  : Disconnected from the channel tcfchan#5.
16:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:41 INFO  : 'jtag frequency' command is executed.
16:40:41 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:41 INFO  : Context for 'APU' is selected.
16:40:42 INFO  : System reset is completed.
16:40:45 INFO  : 'after 3000' command is executed.
16:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:47 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:40:47 INFO  : Context for 'APU' is selected.
16:40:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:50 INFO  : Context for 'APU' is selected.
16:40:51 INFO  : 'ps7_init' command is executed.
16:40:51 INFO  : 'ps7_post_config' command is executed.
16:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:52 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:52 INFO  : Memory regions updated for context APU
16:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:52 INFO  : 'con' command is executed.
16:40:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:52 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:13:35 INFO  : Disconnected from the channel tcfchan#6.
17:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:37 INFO  : 'jtag frequency' command is executed.
17:13:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:37 INFO  : Context for 'APU' is selected.
17:13:37 INFO  : System reset is completed.
17:13:40 INFO  : 'after 3000' command is executed.
17:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:13:43 INFO  : Context for 'APU' is selected.
17:13:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:46 INFO  : Context for 'APU' is selected.
17:13:47 INFO  : 'ps7_init' command is executed.
17:13:47 INFO  : 'ps7_post_config' command is executed.
17:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:47 INFO  : Memory regions updated for context APU
17:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:48 INFO  : 'con' command is executed.
17:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:17:31 INFO  : Disconnected from the channel tcfchan#7.
17:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:32 INFO  : 'jtag frequency' command is executed.
17:17:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:32 INFO  : Context for 'APU' is selected.
17:17:33 INFO  : System reset is completed.
17:17:36 INFO  : 'after 3000' command is executed.
17:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:17:38 INFO  : Context for 'APU' is selected.
17:17:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:43 INFO  : Context for 'APU' is selected.
17:17:43 INFO  : 'ps7_init' command is executed.
17:17:43 INFO  : 'ps7_post_config' command is executed.
17:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:44 INFO  : Memory regions updated for context APU
17:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:44 INFO  : 'con' command is executed.
17:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:20:01 INFO  : Disconnected from the channel tcfchan#8.
17:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:02 INFO  : 'jtag frequency' command is executed.
17:20:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:02 INFO  : Context for 'APU' is selected.
17:20:02 INFO  : System reset is completed.
17:20:05 INFO  : 'after 3000' command is executed.
17:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:08 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:20:08 INFO  : Context for 'APU' is selected.
17:20:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:13 INFO  : Context for 'APU' is selected.
17:20:14 INFO  : 'ps7_init' command is executed.
17:20:14 INFO  : 'ps7_post_config' command is executed.
17:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:14 INFO  : Memory regions updated for context APU
17:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:15 INFO  : 'con' command is executed.
17:20:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:15 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:35:42 INFO  : Disconnected from the channel tcfchan#9.
17:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:43 INFO  : 'jtag frequency' command is executed.
17:35:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:43 INFO  : Context for 'APU' is selected.
17:35:43 INFO  : System reset is completed.
17:35:46 INFO  : 'after 3000' command is executed.
17:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:35:49 INFO  : Context for 'APU' is selected.
17:35:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:53 INFO  : Context for 'APU' is selected.
17:35:54 INFO  : 'ps7_init' command is executed.
17:35:54 INFO  : 'ps7_post_config' command is executed.
17:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:55 INFO  : Memory regions updated for context APU
17:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:55 INFO  : 'con' command is executed.
17:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:55 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:36:03 INFO  : Disconnected from the channel tcfchan#10.
17:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:04 INFO  : 'jtag frequency' command is executed.
17:36:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:04 INFO  : Context for 'APU' is selected.
17:36:04 INFO  : System reset is completed.
17:36:07 INFO  : 'after 3000' command is executed.
17:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:10 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:36:10 INFO  : Context for 'APU' is selected.
17:36:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:14 INFO  : Context for 'APU' is selected.
17:36:15 INFO  : 'ps7_init' command is executed.
17:36:15 INFO  : 'ps7_post_config' command is executed.
17:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:16 INFO  : Memory regions updated for context APU
17:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : 'con' command is executed.
17:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:36:23 INFO  : Disconnected from the channel tcfchan#11.
17:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:25 INFO  : 'jtag frequency' command is executed.
17:36:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:25 INFO  : Context for 'APU' is selected.
17:36:25 INFO  : System reset is completed.
17:36:28 INFO  : 'after 3000' command is executed.
17:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:30 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:36:31 INFO  : Context for 'APU' is selected.
17:36:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:36:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:35 INFO  : Context for 'APU' is selected.
17:36:35 INFO  : 'ps7_init' command is executed.
17:36:35 INFO  : 'ps7_post_config' command is executed.
17:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:36 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:36 INFO  : Memory regions updated for context APU
17:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:36 INFO  : 'con' command is executed.
17:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:36 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:37:52 INFO  : Disconnected from the channel tcfchan#12.
17:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:54 INFO  : 'jtag frequency' command is executed.
17:37:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:54 INFO  : Context for 'APU' is selected.
17:37:54 INFO  : System reset is completed.
17:37:57 INFO  : 'after 3000' command is executed.
17:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:37:59 INFO  : Context for 'APU' is selected.
17:38:03 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:03 INFO  : Context for 'APU' is selected.
17:38:04 INFO  : 'ps7_init' command is executed.
17:38:04 INFO  : 'ps7_post_config' command is executed.
17:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:05 INFO  : Memory regions updated for context APU
17:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:05 INFO  : 'con' command is executed.
17:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:32:22 INFO  : Disconnected from the channel tcfchan#13.
20:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:32:23 INFO  : 'jtag frequency' command is executed.
20:32:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:23 INFO  : Context for 'APU' is selected.
20:32:23 INFO  : System reset is completed.
20:32:26 INFO  : 'after 3000' command is executed.
20:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:32:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:32:29 INFO  : Context for 'APU' is selected.
20:32:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:33 INFO  : Context for 'APU' is selected.
20:32:34 INFO  : 'ps7_init' command is executed.
20:32:34 INFO  : 'ps7_post_config' command is executed.
20:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:34 INFO  : Memory regions updated for context APU
20:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:35 INFO  : 'con' command is executed.
20:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:32:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:33:26 INFO  : Disconnected from the channel tcfchan#14.
20:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:27 INFO  : 'jtag frequency' command is executed.
20:33:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:27 INFO  : Context for 'APU' is selected.
20:33:27 INFO  : System reset is completed.
20:33:30 INFO  : 'after 3000' command is executed.
20:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:33:33 INFO  : Context for 'APU' is selected.
20:33:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:36 INFO  : Context for 'APU' is selected.
20:33:36 INFO  : 'ps7_init' command is executed.
20:33:36 INFO  : 'ps7_post_config' command is executed.
20:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:37 INFO  : Memory regions updated for context APU
20:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:37 INFO  : 'con' command is executed.
20:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:34:12 INFO  : Disconnected from the channel tcfchan#15.
20:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:57 INFO  : 'jtag frequency' command is executed.
20:47:57 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:57 INFO  : Context for 'APU' is selected.
20:47:57 INFO  : System reset is completed.
20:48:00 INFO  : 'after 3000' command is executed.
20:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:02 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:48:03 INFO  : Context for 'APU' is selected.
20:48:06 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:06 INFO  : Context for 'APU' is selected.
20:48:06 INFO  : 'ps7_init' command is executed.
20:48:06 INFO  : 'ps7_post_config' command is executed.
20:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:07 INFO  : Memory regions updated for context APU
20:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:07 INFO  : 'con' command is executed.
20:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:55:42 INFO  : Disconnected from the channel tcfchan#16.
20:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:55:43 INFO  : 'jtag frequency' command is executed.
20:55:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:43 INFO  : Context for 'APU' is selected.
20:55:43 INFO  : System reset is completed.
20:55:46 INFO  : 'after 3000' command is executed.
20:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:55:49 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:55:49 INFO  : Context for 'APU' is selected.
20:55:53 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:53 INFO  : Context for 'APU' is selected.
20:55:53 INFO  : 'ps7_init' command is executed.
20:55:53 INFO  : 'ps7_post_config' command is executed.
20:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:54 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:54 INFO  : Memory regions updated for context APU
20:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:54 INFO  : 'con' command is executed.
20:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:55:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:56:47 INFO  : Disconnected from the channel tcfchan#17.
20:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:49 INFO  : 'jtag frequency' command is executed.
20:56:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:49 INFO  : Context for 'APU' is selected.
20:56:49 INFO  : System reset is completed.
20:56:52 INFO  : 'after 3000' command is executed.
20:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:56:54 INFO  : Context for 'APU' is selected.
20:56:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:58 INFO  : Context for 'APU' is selected.
20:56:58 INFO  : 'ps7_init' command is executed.
20:56:58 INFO  : 'ps7_post_config' command is executed.
20:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:59 INFO  : Memory regions updated for context APU
20:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:59 INFO  : 'con' command is executed.
20:56:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
21:05:12 INFO  : Disconnected from the channel tcfchan#18.
21:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:13 INFO  : 'jtag frequency' command is executed.
21:05:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:13 INFO  : Context for 'APU' is selected.
21:05:14 INFO  : System reset is completed.
21:05:17 INFO  : 'after 3000' command is executed.
21:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:05:19 INFO  : Context for 'APU' is selected.
21:05:24 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:24 INFO  : Context for 'APU' is selected.
21:05:24 INFO  : 'ps7_init' command is executed.
21:05:24 INFO  : 'ps7_post_config' command is executed.
21:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:25 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:25 INFO  : Memory regions updated for context APU
21:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:25 INFO  : 'con' command is executed.
21:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:25 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:20:32 INFO  : Disconnected from the channel tcfchan#19.
23:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:33 INFO  : 'jtag frequency' command is executed.
23:20:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:33 INFO  : Context for 'APU' is selected.
23:20:33 INFO  : System reset is completed.
23:20:36 INFO  : 'after 3000' command is executed.
23:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:20:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:20:39 INFO  : Context for 'APU' is selected.
23:20:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:43 INFO  : Context for 'APU' is selected.
23:20:44 INFO  : 'ps7_init' command is executed.
23:20:44 INFO  : 'ps7_post_config' command is executed.
23:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:44 INFO  : Memory regions updated for context APU
23:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:44 INFO  : 'con' command is executed.
23:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:20:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:21:32 INFO  : Disconnected from the channel tcfchan#20.
23:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:33 INFO  : 'jtag frequency' command is executed.
23:21:33 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:34 INFO  : Context for 'APU' is selected.
23:21:34 INFO  : System reset is completed.
23:21:37 INFO  : 'after 3000' command is executed.
23:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:39 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:21:40 INFO  : Context for 'APU' is selected.
23:21:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:43 INFO  : Context for 'APU' is selected.
23:21:44 INFO  : 'ps7_init' command is executed.
23:21:44 INFO  : 'ps7_post_config' command is executed.
23:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:44 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:45 INFO  : Memory regions updated for context APU
23:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:45 INFO  : 'con' command is executed.
23:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:24:05 INFO  : Disconnected from the channel tcfchan#21.
23:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:06 INFO  : 'jtag frequency' command is executed.
23:24:06 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:07 INFO  : Context for 'APU' is selected.
23:24:07 INFO  : System reset is completed.
23:24:10 INFO  : 'after 3000' command is executed.
23:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:13 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:24:13 INFO  : Context for 'APU' is selected.
23:24:17 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:17 INFO  : Context for 'APU' is selected.
23:24:18 INFO  : 'ps7_init' command is executed.
23:24:18 INFO  : 'ps7_post_config' command is executed.
23:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:18 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:18 INFO  : Memory regions updated for context APU
23:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:18 INFO  : 'con' command is executed.
23:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:18 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:57:17 INFO  : Disconnected from the channel tcfchan#22.
23:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:19 INFO  : 'jtag frequency' command is executed.
23:57:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:19 INFO  : Context for 'APU' is selected.
23:57:19 INFO  : System reset is completed.
23:57:22 INFO  : 'after 3000' command is executed.
23:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:57:25 INFO  : Context for 'APU' is selected.
23:57:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:29 INFO  : Context for 'APU' is selected.
23:57:30 INFO  : 'ps7_init' command is executed.
23:57:30 INFO  : 'ps7_post_config' command is executed.
23:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:31 INFO  : Memory regions updated for context APU
23:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:31 INFO  : 'con' command is executed.
23:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:57:31 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:58:31 INFO  : Disconnected from the channel tcfchan#23.
23:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:58:32 INFO  : 'jtag frequency' command is executed.
23:58:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:32 INFO  : Context for 'APU' is selected.
23:58:32 INFO  : System reset is completed.
23:58:35 INFO  : 'after 3000' command is executed.
23:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:58:37 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:58:38 INFO  : Context for 'APU' is selected.
23:58:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:41 INFO  : Context for 'APU' is selected.
23:58:42 INFO  : 'ps7_init' command is executed.
23:58:42 INFO  : 'ps7_post_config' command is executed.
23:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:43 INFO  : Memory regions updated for context APU
23:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:43 INFO  : 'con' command is executed.
23:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:58:43 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
23:59:16 INFO  : Disconnected from the channel tcfchan#24.
23:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:17 INFO  : 'jtag frequency' command is executed.
23:59:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:17 INFO  : Context for 'APU' is selected.
23:59:17 INFO  : System reset is completed.
23:59:20 INFO  : 'after 3000' command is executed.
23:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:59:24 INFO  : Context for 'APU' is selected.
23:59:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:28 INFO  : Context for 'APU' is selected.
23:59:28 INFO  : 'ps7_init' command is executed.
23:59:28 INFO  : 'ps7_post_config' command is executed.
23:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:29 INFO  : Memory regions updated for context APU
23:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:29 INFO  : 'con' command is executed.
23:59:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:59:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
10:19:56 INFO  : Disconnected from the channel tcfchan#25.
10:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:21 INFO  : 'jtag frequency' command is executed.
10:20:21 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:21 INFO  : Context for 'APU' is selected.
10:20:22 INFO  : System reset is completed.
10:20:25 INFO  : 'after 3000' command is executed.
10:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:20:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:20:28 INFO  : Context for 'APU' is selected.
10:20:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:39 INFO  : Context for 'APU' is selected.
10:20:39 INFO  : 'ps7_init' command is executed.
10:20:39 INFO  : 'ps7_post_config' command is executed.
10:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:40 INFO  : Memory regions updated for context APU
10:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:41 INFO  : 'con' command is executed.
10:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:20:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
10:22:10 INFO  : Disconnected from the channel tcfchan#26.
10:22:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:12 INFO  : 'jtag frequency' command is executed.
10:22:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:12 INFO  : Context for 'APU' is selected.
10:22:12 INFO  : System reset is completed.
10:22:15 INFO  : 'after 3000' command is executed.
10:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:22:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:22:18 INFO  : Context for 'APU' is selected.
10:22:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:21 INFO  : Context for 'APU' is selected.
10:22:22 INFO  : 'ps7_init' command is executed.
10:22:22 INFO  : 'ps7_post_config' command is executed.
10:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:23 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:23 INFO  : Memory regions updated for context APU
10:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:23 INFO  : 'con' command is executed.
10:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:22:23 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
10:58:50 INFO  : Disconnected from the channel tcfchan#27.
10:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:52 INFO  : 'jtag frequency' command is executed.
10:58:52 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:52 INFO  : Context for 'APU' is selected.
10:58:52 INFO  : System reset is completed.
10:58:55 INFO  : 'after 3000' command is executed.
10:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:58:58 INFO  : Context for 'APU' is selected.
10:59:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:05 INFO  : Context for 'APU' is selected.
10:59:05 INFO  : 'ps7_init' command is executed.
10:59:05 INFO  : 'ps7_post_config' command is executed.
10:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:06 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:06 INFO  : Memory regions updated for context APU
10:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:07 INFO  : 'con' command is executed.
10:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:59:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:40:44 INFO  : Disconnected from the channel tcfchan#28.
12:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:58 INFO  : 'jtag frequency' command is executed.
12:40:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:58 INFO  : Context for 'APU' is selected.
12:40:58 INFO  : System reset is completed.
12:41:01 INFO  : 'after 3000' command is executed.
12:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:41:04 INFO  : Context for 'APU' is selected.
12:41:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:11 INFO  : Context for 'APU' is selected.
12:41:12 INFO  : 'ps7_init' command is executed.
12:41:12 INFO  : 'ps7_post_config' command is executed.
12:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:12 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:13 INFO  : Memory regions updated for context APU
12:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:13 INFO  : 'con' command is executed.
12:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:41:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:59:38 INFO  : Disconnected from the channel tcfchan#29.
12:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:40 INFO  : 'jtag frequency' command is executed.
12:59:40 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:40 INFO  : Context for 'APU' is selected.
12:59:40 INFO  : System reset is completed.
12:59:43 INFO  : 'after 3000' command is executed.
12:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:45 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:59:46 INFO  : Context for 'APU' is selected.
12:59:50 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:50 INFO  : Context for 'APU' is selected.
12:59:50 INFO  : 'ps7_init' command is executed.
12:59:50 INFO  : 'ps7_post_config' command is executed.
12:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:51 INFO  : Memory regions updated for context APU
12:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : 'con' command is executed.
12:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:51 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
13:00:54 INFO  : Disconnected from the channel tcfchan#30.
13:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:22 INFO  : 'jtag frequency' command is executed.
13:01:22 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:22 INFO  : Context for 'APU' is selected.
13:01:22 INFO  : System reset is completed.
13:01:25 INFO  : 'after 3000' command is executed.
13:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:28 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:01:29 INFO  : Context for 'APU' is selected.
13:01:32 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:32 INFO  : Context for 'APU' is selected.
13:01:33 INFO  : 'ps7_init' command is executed.
13:01:33 INFO  : 'ps7_post_config' command is executed.
13:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:33 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:34 INFO  : Memory regions updated for context APU
13:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:34 INFO  : 'con' command is executed.
13:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:24:56 INFO  : Disconnected from the channel tcfchan#31.
14:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:24 INFO  : 'jtag frequency' command is executed.
14:25:24 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:25 INFO  : Context for 'APU' is selected.
14:25:25 INFO  : System reset is completed.
14:25:28 INFO  : 'after 3000' command is executed.
14:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:25:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:25:32 INFO  : Context for 'APU' is selected.
14:25:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:36 INFO  : Context for 'APU' is selected.
14:25:37 INFO  : 'ps7_init' command is executed.
14:25:37 INFO  : 'ps7_post_config' command is executed.
14:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:38 INFO  : Memory regions updated for context APU
14:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:38 INFO  : 'con' command is executed.
14:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:25:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:39:48 INFO  : Disconnected from the channel tcfchan#32.
16:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:19 INFO  : 'jtag frequency' command is executed.
16:40:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:19 INFO  : Context for 'APU' is selected.
16:40:20 INFO  : System reset is completed.
16:40:23 INFO  : 'after 3000' command is executed.
16:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:40:25 INFO  : Context for 'APU' is selected.
16:40:29 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:29 INFO  : Context for 'APU' is selected.
16:40:30 INFO  : 'ps7_init' command is executed.
16:40:30 INFO  : 'ps7_post_config' command is executed.
16:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:30 INFO  : Memory regions updated for context APU
16:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:30 INFO  : 'con' command is executed.
16:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:41:08 INFO  : Disconnected from the channel tcfchan#33.
16:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:10 INFO  : 'jtag frequency' command is executed.
16:41:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:10 INFO  : Context for 'APU' is selected.
16:41:11 INFO  : System reset is completed.
16:41:14 INFO  : 'after 3000' command is executed.
16:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:41:17 INFO  : Context for 'APU' is selected.
16:41:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:20 INFO  : Context for 'APU' is selected.
16:41:21 INFO  : 'ps7_init' command is executed.
16:41:21 INFO  : 'ps7_post_config' command is executed.
16:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:21 INFO  : Memory regions updated for context APU
16:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:21 INFO  : 'con' command is executed.
16:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:41:57 INFO  : Disconnected from the channel tcfchan#34.
16:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:59 INFO  : 'jtag frequency' command is executed.
16:41:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:59 INFO  : Context for 'APU' is selected.
16:41:59 INFO  : System reset is completed.
16:42:02 INFO  : 'after 3000' command is executed.
16:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:42:05 INFO  : Context for 'APU' is selected.
16:42:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:09 INFO  : Context for 'APU' is selected.
16:42:10 INFO  : 'ps7_init' command is executed.
16:42:10 INFO  : 'ps7_post_config' command is executed.
16:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:11 INFO  : Memory regions updated for context APU
16:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:11 INFO  : 'con' command is executed.
16:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:11 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:42:58 INFO  : Disconnected from the channel tcfchan#35.
16:42:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:00 INFO  : 'jtag frequency' command is executed.
16:43:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:00 INFO  : Context for 'APU' is selected.
16:43:00 INFO  : System reset is completed.
16:43:03 INFO  : 'after 3000' command is executed.
16:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:06 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:43:06 INFO  : Context for 'APU' is selected.
16:43:10 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:10 INFO  : Context for 'APU' is selected.
16:43:11 INFO  : 'ps7_init' command is executed.
16:43:11 INFO  : 'ps7_post_config' command is executed.
16:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:11 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:11 INFO  : Memory regions updated for context APU
16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:12 INFO  : 'con' command is executed.
16:43:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:12 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:43:26 INFO  : Disconnected from the channel tcfchan#36.
16:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:28 INFO  : 'jtag frequency' command is executed.
16:43:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:28 INFO  : Context for 'APU' is selected.
16:43:28 INFO  : System reset is completed.
16:43:31 INFO  : 'after 3000' command is executed.
16:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:43:33 INFO  : Context for 'APU' is selected.
16:43:37 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:37 INFO  : Context for 'APU' is selected.
16:43:38 INFO  : 'ps7_init' command is executed.
16:43:38 INFO  : 'ps7_post_config' command is executed.
16:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:38 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:39 INFO  : Memory regions updated for context APU
16:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:39 INFO  : 'con' command is executed.
16:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:39 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:56:04 INFO  : Disconnected from the channel tcfchan#37.
16:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:05 INFO  : 'jtag frequency' command is executed.
16:56:05 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:06 INFO  : Context for 'APU' is selected.
16:56:06 INFO  : System reset is completed.
16:56:09 INFO  : 'after 3000' command is executed.
16:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:56:11 INFO  : Context for 'APU' is selected.
16:56:15 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:15 INFO  : Context for 'APU' is selected.
16:56:16 INFO  : 'ps7_init' command is executed.
16:56:16 INFO  : 'ps7_post_config' command is executed.
16:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:17 INFO  : Memory regions updated for context APU
16:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:17 INFO  : 'con' command is executed.
16:56:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:17 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:59:22 INFO  : Disconnected from the channel tcfchan#38.
16:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:23 INFO  : 'jtag frequency' command is executed.
16:59:23 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:23 INFO  : Context for 'APU' is selected.
16:59:23 INFO  : System reset is completed.
16:59:26 INFO  : 'after 3000' command is executed.
16:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:59:29 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:59:29 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:33 INFO  : Context for 'APU' is selected.
16:59:33 INFO  : 'ps7_init' command is executed.
16:59:33 INFO  : 'ps7_post_config' command is executed.
16:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:34 INFO  : Memory regions updated for context APU
16:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:34 INFO  : 'con' command is executed.
16:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:59:34 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:01:31 INFO  : Disconnected from the channel tcfchan#39.
17:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:32 INFO  : 'jtag frequency' command is executed.
17:01:32 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:33 INFO  : Context for 'APU' is selected.
17:01:33 INFO  : System reset is completed.
17:01:36 INFO  : 'after 3000' command is executed.
17:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:38 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:01:38 INFO  : Context for 'APU' is selected.
17:01:42 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:01:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:42 INFO  : Context for 'APU' is selected.
17:01:43 INFO  : 'ps7_init' command is executed.
17:01:43 INFO  : 'ps7_post_config' command is executed.
17:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:43 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:43 INFO  : Memory regions updated for context APU
17:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:44 INFO  : 'con' command is executed.
17:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:44 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:02:25 INFO  : Disconnected from the channel tcfchan#40.
17:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:27 INFO  : 'jtag frequency' command is executed.
17:02:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:27 INFO  : Context for 'APU' is selected.
17:02:27 INFO  : System reset is completed.
17:02:30 INFO  : 'after 3000' command is executed.
17:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:02:32 INFO  : Context for 'APU' is selected.
17:02:36 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:36 INFO  : Context for 'APU' is selected.
17:02:37 INFO  : 'ps7_init' command is executed.
17:02:37 INFO  : 'ps7_post_config' command is executed.
17:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:38 INFO  : Memory regions updated for context APU
17:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:38 INFO  : 'con' command is executed.
17:02:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:38 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:06:08 INFO  : Disconnected from the channel tcfchan#41.
17:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:09 INFO  : 'jtag frequency' command is executed.
17:06:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:10 INFO  : Context for 'APU' is selected.
17:06:10 INFO  : System reset is completed.
17:06:13 INFO  : 'after 3000' command is executed.
17:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:06:15 INFO  : Context for 'APU' is selected.
17:06:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:18 INFO  : Context for 'APU' is selected.
17:06:19 INFO  : 'ps7_init' command is executed.
17:06:19 INFO  : 'ps7_post_config' command is executed.
17:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:20 INFO  : Memory regions updated for context APU
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : 'con' command is executed.
17:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:09:58 INFO  : Disconnected from the channel tcfchan#42.
17:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:00 INFO  : 'jtag frequency' command is executed.
17:10:00 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:00 INFO  : Context for 'APU' is selected.
17:10:00 INFO  : System reset is completed.
17:10:03 INFO  : 'after 3000' command is executed.
17:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:10:05 INFO  : Context for 'APU' is selected.
17:10:09 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:09 INFO  : Context for 'APU' is selected.
17:10:10 INFO  : 'ps7_init' command is executed.
17:10:10 INFO  : 'ps7_post_config' command is executed.
17:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:10 INFO  : Memory regions updated for context APU
17:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:10 INFO  : 'con' command is executed.
17:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:10:18 INFO  : Disconnected from the channel tcfchan#43.
17:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:19 INFO  : 'jtag frequency' command is executed.
17:10:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:19 INFO  : Context for 'APU' is selected.
17:10:20 INFO  : System reset is completed.
17:10:23 INFO  : 'after 3000' command is executed.
17:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:25 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:10:25 INFO  : Context for 'APU' is selected.
17:10:28 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:28 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : 'ps7_init' command is executed.
17:10:29 INFO  : 'ps7_post_config' command is executed.
17:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:30 INFO  : Memory regions updated for context APU
17:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : 'con' command is executed.
17:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:30 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:14:33 INFO  : Disconnected from the channel tcfchan#44.
17:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:34 INFO  : 'jtag frequency' command is executed.
17:14:34 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:34 INFO  : Context for 'APU' is selected.
17:14:34 INFO  : System reset is completed.
17:14:37 INFO  : 'after 3000' command is executed.
17:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:40 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:14:40 INFO  : Context for 'APU' is selected.
17:14:43 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:44 INFO  : Context for 'APU' is selected.
17:14:44 INFO  : 'ps7_init' command is executed.
17:14:44 INFO  : 'ps7_post_config' command is executed.
17:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:45 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:45 INFO  : Memory regions updated for context APU
17:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:45 INFO  : 'con' command is executed.
17:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:14:45 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:16:52 INFO  : Disconnected from the channel tcfchan#45.
17:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:53 INFO  : 'jtag frequency' command is executed.
17:16:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:53 INFO  : Context for 'APU' is selected.
17:16:53 INFO  : System reset is completed.
17:16:56 INFO  : 'after 3000' command is executed.
17:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:16:59 INFO  : Context for 'APU' is selected.
17:17:02 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:02 INFO  : Context for 'APU' is selected.
17:17:03 INFO  : 'ps7_init' command is executed.
17:17:03 INFO  : 'ps7_post_config' command is executed.
17:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:04 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:04 INFO  : Memory regions updated for context APU
17:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:04 INFO  : 'con' command is executed.
17:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:04 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:18:43 INFO  : Disconnected from the channel tcfchan#46.
17:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:45 INFO  : 'jtag frequency' command is executed.
17:18:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:45 INFO  : Context for 'APU' is selected.
17:18:45 INFO  : System reset is completed.
17:18:48 INFO  : 'after 3000' command is executed.
17:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:18:50 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:56 INFO  : 'ps7_init' command is executed.
17:18:56 INFO  : 'ps7_post_config' command is executed.
17:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:56 INFO  : Memory regions updated for context APU
17:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:57 INFO  : 'con' command is executed.
17:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:57 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:19:34 INFO  : Disconnected from the channel tcfchan#47.
17:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:36 INFO  : 'jtag frequency' command is executed.
17:19:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:36 INFO  : Context for 'APU' is selected.
17:19:36 INFO  : System reset is completed.
17:19:39 INFO  : 'after 3000' command is executed.
17:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:19:41 INFO  : Context for 'APU' is selected.
17:19:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:45 INFO  : Context for 'APU' is selected.
17:19:45 INFO  : 'ps7_init' command is executed.
17:19:45 INFO  : 'ps7_post_config' command is executed.
17:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:46 INFO  : Memory regions updated for context APU
17:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:46 INFO  : 'con' command is executed.
17:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:24:08 INFO  : Disconnected from the channel tcfchan#48.
17:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:09 INFO  : 'jtag frequency' command is executed.
17:24:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:09 INFO  : Context for 'APU' is selected.
17:24:09 INFO  : System reset is completed.
17:24:12 INFO  : 'after 3000' command is executed.
17:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:24:15 INFO  : Context for 'APU' is selected.
17:24:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:24:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:19 INFO  : Context for 'APU' is selected.
17:24:19 INFO  : 'ps7_init' command is executed.
17:24:19 INFO  : 'ps7_post_config' command is executed.
17:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:20 INFO  : Memory regions updated for context APU
17:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:20 INFO  : 'con' command is executed.
17:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:50:26 INFO  : Disconnected from the channel tcfchan#49.
18:01:43 INFO  : Registering command handlers for SDK TCF services
18:01:50 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
18:01:58 INFO  : XSCT server has started successfully.
18:01:59 INFO  : Successfully done setting XSCT server connection channel  
18:02:17 INFO  : Successfully done setting SDK workspace  
18:02:17 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
18:02:17 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:53 INFO  : 'jtag frequency' command is executed.
20:03:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:53 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : System reset is completed.
20:03:56 INFO  : 'after 3000' command is executed.
20:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:04:00 INFO  : Context for 'APU' is selected.
20:04:01 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:01 INFO  : Context for 'APU' is selected.
20:04:01 INFO  : 'ps7_init' command is executed.
20:04:01 INFO  : 'ps7_post_config' command is executed.
20:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:02 INFO  : Memory regions updated for context APU
20:04:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:02 INFO  : 'con' command is executed.
20:04:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:41:38 INFO  : Disconnected from the channel tcfchan#1.
21:50:04 INFO  : Registering command handlers for SDK TCF services
21:50:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
21:50:13 INFO  : XSCT server has started successfully.
21:50:13 INFO  : Successfully done setting XSCT server connection channel  
21:50:20 INFO  : Successfully done setting SDK workspace  
21:50:20 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
21:50:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
14:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:26 INFO  : 'jtag frequency' command is executed.
14:20:26 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:26 INFO  : Context for 'APU' is selected.
14:20:26 INFO  : System reset is completed.
14:20:29 INFO  : 'after 3000' command is executed.
14:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:32 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:20:33 INFO  : Context for 'APU' is selected.
14:20:33 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:33 INFO  : Context for 'APU' is selected.
14:20:33 INFO  : 'ps7_init' command is executed.
14:20:33 INFO  : 'ps7_post_config' command is executed.
14:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:34 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:34 INFO  : Memory regions updated for context APU
14:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:35 INFO  : 'con' command is executed.
14:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:20:35 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:21:04 INFO  : Disconnected from the channel tcfchan#1.
14:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:10 INFO  : 'jtag frequency' command is executed.
14:21:10 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:11 INFO  : Context for 'APU' is selected.
14:21:11 INFO  : System reset is completed.
14:21:14 INFO  : 'after 3000' command is executed.
14:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:16 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:21:17 INFO  : Context for 'APU' is selected.
14:21:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:25 INFO  : Context for 'APU' is selected.
14:21:26 INFO  : 'ps7_init' command is executed.
14:21:26 INFO  : 'ps7_post_config' command is executed.
14:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:26 INFO  : Memory regions updated for context APU
14:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:27 INFO  : 'con' command is executed.
14:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:50:26 INFO  : Disconnected from the channel tcfchan#2.
14:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:27 INFO  : 'jtag frequency' command is executed.
14:50:27 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:27 INFO  : Context for 'APU' is selected.
14:50:27 INFO  : System reset is completed.
14:50:31 INFO  : 'after 3000' command is executed.
14:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:33 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:50:33 INFO  : Context for 'APU' is selected.
14:50:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:50:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:39 INFO  : Context for 'APU' is selected.
14:50:39 INFO  : 'ps7_init' command is executed.
14:50:39 INFO  : 'ps7_post_config' command is executed.
14:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:40 INFO  : Memory regions updated for context APU
14:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:40 INFO  : 'con' command is executed.
14:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
14:51:51 INFO  : Disconnected from the channel tcfchan#3.
14:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:53 INFO  : 'jtag frequency' command is executed.
14:51:53 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:53 INFO  : Context for 'APU' is selected.
14:51:53 INFO  : System reset is completed.
14:51:56 INFO  : 'after 3000' command is executed.
14:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:59 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:52:00 INFO  : Context for 'APU' is selected.
14:52:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:04 INFO  : Context for 'APU' is selected.
14:52:04 INFO  : 'ps7_init' command is executed.
14:52:04 INFO  : 'ps7_post_config' command is executed.
14:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:05 INFO  : Memory regions updated for context APU
14:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:05 INFO  : 'con' command is executed.
14:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:52:05 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:41:41 INFO  : Disconnected from the channel tcfchan#4.
15:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:45 INFO  : 'jtag frequency' command is executed.
15:41:45 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:45 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : System reset is completed.
15:41:48 INFO  : 'after 3000' command is executed.
15:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:41:52 INFO  : Context for 'APU' is selected.
15:41:56 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:56 INFO  : Context for 'APU' is selected.
15:41:57 INFO  : 'ps7_init' command is executed.
15:41:57 INFO  : 'ps7_post_config' command is executed.
15:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:58 INFO  : Memory regions updated for context APU
15:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:58 INFO  : 'con' command is executed.
15:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:55:02 INFO  : Disconnected from the channel tcfchan#5.
15:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:03 INFO  : 'jtag frequency' command is executed.
15:55:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:04 INFO  : Context for 'APU' is selected.
15:55:04 INFO  : System reset is completed.
15:55:07 INFO  : 'after 3000' command is executed.
15:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:55:09 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:14 INFO  : 'ps7_init' command is executed.
15:55:14 INFO  : 'ps7_post_config' command is executed.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : 'con' command is executed.
15:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:00:27 INFO  : Disconnected from the channel tcfchan#6.
16:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:29 INFO  : 'jtag frequency' command is executed.
16:00:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:29 INFO  : Context for 'APU' is selected.
16:00:29 INFO  : System reset is completed.
16:00:32 INFO  : 'after 3000' command is executed.
16:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:35 ERROR : 'fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit' is cancelled.
16:00:35 INFO  : Issued abort command to xsdb.
16:00:35 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit' is cancelled.
16:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

16:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:46 INFO  : 'jtag frequency' command is executed.
16:00:46 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:46 INFO  : Context for 'APU' is selected.
16:00:46 INFO  : System reset is completed.
16:00:49 INFO  : 'after 3000' command is executed.
16:00:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:52 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:00:52 INFO  : Context for 'APU' is selected.
16:00:55 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:55 INFO  : Context for 'APU' is selected.
16:00:55 INFO  : 'ps7_init' command is executed.
16:00:55 INFO  : 'ps7_post_config' command is executed.
16:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:56 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:56 INFO  : Memory regions updated for context APU
16:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:56 INFO  : 'con' command is executed.
16:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:56 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:16:12 INFO  : Disconnected from the channel tcfchan#7.
19:42:21 INFO  : Registering command handlers for SDK TCF services
19:42:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
19:42:43 INFO  : XSCT server has started successfully.
19:42:44 INFO  : Successfully done setting XSCT server connection channel  
19:42:44 INFO  : Successfully done setting SDK workspace  
19:42:44 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
19:42:44 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
18:32:19 INFO  : Registering command handlers for SDK TCF services
18:32:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
18:32:41 INFO  : XSCT server has started successfully.
18:32:41 INFO  : Successfully done setting XSCT server connection channel  
18:33:19 INFO  : Successfully done setting SDK workspace  
18:33:20 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
18:33:20 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:34:35 INFO  : Registering command handlers for SDK TCF services
20:34:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
20:34:50 INFO  : XSCT server has started successfully.
20:35:08 INFO  : Successfully done setting XSCT server connection channel  
20:35:08 INFO  : Successfully done setting SDK workspace  
20:35:08 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
20:35:08 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:51 INFO  : 'jtag frequency' command is executed.
20:46:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:51 INFO  : Context for 'APU' is selected.
20:46:51 INFO  : System reset is completed.
20:46:54 INFO  : 'after 3000' command is executed.
20:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:58 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:46:59 INFO  : Context for 'APU' is selected.
20:46:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:46:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:59 INFO  : Context for 'APU' is selected.
20:47:00 INFO  : 'ps7_init' command is executed.
20:47:00 INFO  : 'ps7_post_config' command is executed.
20:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:02 INFO  : Memory regions updated for context APU
20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:02 INFO  : 'con' command is executed.
20:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:47:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:47:47 INFO  : Disconnected from the channel tcfchan#1.
20:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:49 INFO  : 'jtag frequency' command is executed.
20:47:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:49 INFO  : Context for 'APU' is selected.
20:47:49 INFO  : System reset is completed.
20:47:52 INFO  : 'after 3000' command is executed.
20:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:47:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:47:55 INFO  : Context for 'APU' is selected.
20:47:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:59 INFO  : Context for 'APU' is selected.
20:48:00 INFO  : 'ps7_init' command is executed.
20:48:00 INFO  : 'ps7_post_config' command is executed.
20:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:01 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:01 INFO  : Memory regions updated for context APU
20:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:01 INFO  : 'con' command is executed.
20:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:49:33 INFO  : Disconnected from the channel tcfchan#2.
20:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:49:35 INFO  : 'jtag frequency' command is executed.
20:49:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:35 INFO  : Context for 'APU' is selected.
20:49:35 INFO  : System reset is completed.
20:49:38 INFO  : 'after 3000' command is executed.
20:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:49:42 INFO  : Context for 'APU' is selected.
20:49:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:46 INFO  : Context for 'APU' is selected.
20:49:46 INFO  : 'ps7_init' command is executed.
20:49:46 INFO  : 'ps7_post_config' command is executed.
20:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:47 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:47 INFO  : Memory regions updated for context APU
20:49:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:47 INFO  : 'con' command is executed.
20:49:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:47 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:57:06 INFO  : Disconnected from the channel tcfchan#3.
20:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:08 INFO  : 'jtag frequency' command is executed.
20:57:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:08 INFO  : Context for 'APU' is selected.
20:57:09 INFO  : System reset is completed.
20:57:12 INFO  : 'after 3000' command is executed.
20:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:57:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:57:15 INFO  : Context for 'APU' is selected.
20:57:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:19 INFO  : Context for 'APU' is selected.
20:57:19 INFO  : 'ps7_init' command is executed.
20:57:19 INFO  : 'ps7_post_config' command is executed.
20:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:20 INFO  : Memory regions updated for context APU
20:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:21 INFO  : 'con' command is executed.
20:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:57:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
12:22:00 INFO  : Disconnected from the channel tcfchan#4.
17:21:44 INFO  : Registering command handlers for SDK TCF services
17:21:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
17:21:58 INFO  : XSCT server has started successfully.
17:21:58 INFO  : Successfully done setting XSCT server connection channel  
17:22:14 INFO  : Successfully done setting SDK workspace  
17:22:15 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
17:22:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
17:39:20 INFO  : Refreshed build settings on project Lidar3Dbuild
17:39:43 INFO  : Refreshed build settings on project Lidar3Dbuild
10:11:32 INFO  : Refreshed build settings on project Lidar3Dbuild
14:42:13 INFO  : Registering command handlers for SDK TCF services
14:42:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
14:42:25 INFO  : XSCT server has started successfully.
14:42:41 INFO  : Successfully done setting XSCT server connection channel  
14:42:41 INFO  : Successfully done setting SDK workspace  
14:42:41 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
14:42:41 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:12 INFO  : 'jtag frequency' command is executed.
15:01:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:12 INFO  : Context for 'APU' is selected.
15:01:13 INFO  : System reset is completed.
15:01:16 INFO  : 'after 3000' command is executed.
15:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:01:19 INFO  : Context for 'APU' is selected.
15:01:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:19 INFO  : Context for 'APU' is selected.
15:01:20 INFO  : 'ps7_init' command is executed.
15:01:20 INFO  : 'ps7_post_config' command is executed.
15:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:21 INFO  : Memory regions updated for context APU
15:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:21 INFO  : 'con' command is executed.
15:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:02:23 INFO  : Disconnected from the channel tcfchan#1.
15:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:25 INFO  : 'jtag frequency' command is executed.
15:02:25 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:25 INFO  : Context for 'APU' is selected.
15:02:25 INFO  : System reset is completed.
15:02:28 INFO  : 'after 3000' command is executed.
15:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:31 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:02:31 INFO  : Context for 'APU' is selected.
15:02:35 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:35 INFO  : Context for 'APU' is selected.
15:02:36 INFO  : 'ps7_init' command is executed.
15:02:36 INFO  : 'ps7_post_config' command is executed.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:37 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:37 INFO  : Memory regions updated for context APU
15:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:37 INFO  : 'con' command is executed.
15:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:02:37 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:04:28 INFO  : Disconnected from the channel tcfchan#2.
15:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:30 INFO  : 'jtag frequency' command is executed.
15:04:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:30 INFO  : Context for 'APU' is selected.
15:04:30 INFO  : System reset is completed.
15:04:33 INFO  : 'after 3000' command is executed.
15:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:04:36 INFO  : Context for 'APU' is selected.
15:04:40 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:40 INFO  : Context for 'APU' is selected.
15:04:40 INFO  : 'ps7_init' command is executed.
15:04:40 INFO  : 'ps7_post_config' command is executed.
15:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:41 INFO  : Memory regions updated for context APU
15:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:41 INFO  : 'con' command is executed.
15:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:05:08 INFO  : Disconnected from the channel tcfchan#3.
15:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:05:09 INFO  : 'jtag frequency' command is executed.
15:05:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:10 INFO  : Context for 'APU' is selected.
15:05:10 INFO  : System reset is completed.
15:05:13 INFO  : 'after 3000' command is executed.
15:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:05:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:05:15 INFO  : Context for 'APU' is selected.
15:05:20 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:05:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:20 INFO  : Context for 'APU' is selected.
15:05:20 INFO  : 'ps7_init' command is executed.
15:05:20 INFO  : 'ps7_post_config' command is executed.
15:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:21 INFO  : Memory regions updated for context APU
15:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:21 INFO  : 'con' command is executed.
15:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:05:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:07:12 INFO  : Disconnected from the channel tcfchan#4.
15:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:07:13 INFO  : 'jtag frequency' command is executed.
15:07:13 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:13 INFO  : Context for 'APU' is selected.
15:07:14 INFO  : System reset is completed.
15:07:17 INFO  : 'after 3000' command is executed.
15:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:07:19 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:07:19 INFO  : Context for 'APU' is selected.
15:07:22 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:22 INFO  : Context for 'APU' is selected.
15:07:23 INFO  : 'ps7_init' command is executed.
15:07:23 INFO  : 'ps7_post_config' command is executed.
15:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:24 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:24 INFO  : Memory regions updated for context APU
15:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:24 INFO  : 'con' command is executed.
15:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:07:24 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:09:53 INFO  : Disconnected from the channel tcfchan#5.
15:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:55 INFO  : 'jtag frequency' command is executed.
15:09:55 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:55 INFO  : Context for 'APU' is selected.
15:09:55 INFO  : System reset is completed.
15:09:58 INFO  : 'after 3000' command is executed.
15:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:01 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:10:01 INFO  : Context for 'APU' is selected.
15:10:05 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:05 INFO  : Context for 'APU' is selected.
15:10:06 INFO  : 'ps7_init' command is executed.
15:10:06 INFO  : 'ps7_post_config' command is executed.
15:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:07 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:07 INFO  : Memory regions updated for context APU
15:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:07 INFO  : 'con' command is executed.
15:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:10:07 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:12:41 INFO  : Disconnected from the channel tcfchan#6.
15:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:58 INFO  : 'jtag frequency' command is executed.
15:12:58 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:58 INFO  : Context for 'APU' is selected.
15:12:58 INFO  : System reset is completed.
15:13:01 INFO  : 'after 3000' command is executed.
15:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:04 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:13:04 INFO  : Context for 'APU' is selected.
15:13:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:08 INFO  : Context for 'APU' is selected.
15:13:09 INFO  : 'ps7_init' command is executed.
15:13:09 INFO  : 'ps7_post_config' command is executed.
15:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:09 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:09 INFO  : Memory regions updated for context APU
15:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:10 INFO  : 'con' command is executed.
15:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:14:50 INFO  : Disconnected from the channel tcfchan#7.
15:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:14:51 INFO  : 'jtag frequency' command is executed.
15:14:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:51 INFO  : Context for 'APU' is selected.
15:14:51 INFO  : System reset is completed.
15:14:54 INFO  : 'after 3000' command is executed.
15:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:14:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:14:57 INFO  : Context for 'APU' is selected.
15:15:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:00 INFO  : Context for 'APU' is selected.
15:15:01 INFO  : 'ps7_init' command is executed.
15:15:01 INFO  : 'ps7_post_config' command is executed.
15:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:02 INFO  : Memory regions updated for context APU
15:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:02 INFO  : 'con' command is executed.
15:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:02 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:20:26 INFO  : Disconnected from the channel tcfchan#8.
15:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:36 INFO  : 'jtag frequency' command is executed.
15:20:36 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:36 INFO  : Context for 'APU' is selected.
15:20:36 INFO  : System reset is completed.
15:20:39 INFO  : 'after 3000' command is executed.
15:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:43 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:20:43 INFO  : Context for 'APU' is selected.
15:20:46 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:46 INFO  : Context for 'APU' is selected.
15:20:47 INFO  : 'ps7_init' command is executed.
15:20:47 INFO  : 'ps7_post_config' command is executed.
15:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:48 INFO  : Memory regions updated for context APU
15:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:48 INFO  : 'con' command is executed.
15:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:48 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:24:00 INFO  : Disconnected from the channel tcfchan#9.
15:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:02 INFO  : 'jtag frequency' command is executed.
15:24:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:02 INFO  : Context for 'APU' is selected.
15:24:02 INFO  : System reset is completed.
15:24:05 INFO  : 'after 3000' command is executed.
15:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:24:08 INFO  : Context for 'APU' is selected.
15:24:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:11 INFO  : Context for 'APU' is selected.
15:24:12 INFO  : 'ps7_init' command is executed.
15:24:12 INFO  : 'ps7_post_config' command is executed.
15:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:13 INFO  : Memory regions updated for context APU
15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : 'con' command is executed.
15:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:25:46 INFO  : Disconnected from the channel tcfchan#10.
15:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:48 INFO  : 'jtag frequency' command is executed.
15:25:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:48 INFO  : Context for 'APU' is selected.
15:25:48 INFO  : System reset is completed.
15:25:51 INFO  : 'after 3000' command is executed.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:25:53 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:57 INFO  : Context for 'APU' is selected.
15:25:58 INFO  : 'ps7_init' command is executed.
15:25:58 INFO  : 'ps7_post_config' command is executed.
15:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:58 INFO  : Memory regions updated for context APU
15:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:59 INFO  : 'con' command is executed.
15:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:27:28 INFO  : Disconnected from the channel tcfchan#11.
15:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:30 INFO  : 'jtag frequency' command is executed.
15:27:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:30 INFO  : Context for 'APU' is selected.
15:27:30 INFO  : System reset is completed.
15:27:33 INFO  : 'after 3000' command is executed.
15:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:27:36 INFO  : Context for 'APU' is selected.
15:27:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:39 INFO  : Context for 'APU' is selected.
15:27:40 INFO  : 'ps7_init' command is executed.
15:27:40 INFO  : 'ps7_post_config' command is executed.
15:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:41 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:41 INFO  : Memory regions updated for context APU
15:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:41 INFO  : 'con' command is executed.
15:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:31:02 INFO  : Disconnected from the channel tcfchan#12.
15:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:09 INFO  : 'jtag frequency' command is executed.
15:31:09 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:09 INFO  : Context for 'APU' is selected.
15:31:09 INFO  : System reset is completed.
15:31:12 INFO  : 'after 3000' command is executed.
15:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:31:15 INFO  : Context for 'APU' is selected.
15:31:18 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:18 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : 'ps7_init' command is executed.
15:31:19 INFO  : 'ps7_post_config' command is executed.
15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:20 INFO  : Memory regions updated for context APU
15:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:20 INFO  : 'con' command is executed.
15:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:20 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:39:34 INFO  : Disconnected from the channel tcfchan#13.
15:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:35 INFO  : 'jtag frequency' command is executed.
15:39:35 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:35 INFO  : Context for 'APU' is selected.
15:39:36 INFO  : System reset is completed.
15:39:39 INFO  : 'after 3000' command is executed.
15:39:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:41 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:39:41 INFO  : Context for 'APU' is selected.
15:39:45 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:45 INFO  : Context for 'APU' is selected.
15:39:45 INFO  : 'ps7_init' command is executed.
15:39:45 INFO  : 'ps7_post_config' command is executed.
15:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:46 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:46 INFO  : Memory regions updated for context APU
15:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:46 INFO  : 'con' command is executed.
15:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:46 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:40:47 INFO  : Disconnected from the channel tcfchan#14.
15:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:49 INFO  : 'jtag frequency' command is executed.
15:40:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:49 INFO  : Context for 'APU' is selected.
15:40:49 INFO  : System reset is completed.
15:40:52 INFO  : 'after 3000' command is executed.
15:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:54 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:40:54 INFO  : Context for 'APU' is selected.
15:40:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:57 INFO  : Context for 'APU' is selected.
15:40:58 INFO  : 'ps7_init' command is executed.
15:40:58 INFO  : 'ps7_post_config' command is executed.
15:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:59 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:59 INFO  : Memory regions updated for context APU
15:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:59 INFO  : 'con' command is executed.
15:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:59 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:45:17 INFO  : Disconnected from the channel tcfchan#15.
15:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:18 INFO  : 'jtag frequency' command is executed.
15:45:18 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:18 INFO  : Context for 'APU' is selected.
15:45:18 INFO  : System reset is completed.
15:45:21 INFO  : 'after 3000' command is executed.
15:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:45:24 INFO  : Context for 'APU' is selected.
15:45:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:27 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : 'ps7_init' command is executed.
15:45:28 INFO  : 'ps7_post_config' command is executed.
15:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:29 INFO  : Memory regions updated for context APU
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:29 INFO  : 'con' command is executed.
15:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:45:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:54:57 INFO  : Disconnected from the channel tcfchan#16.
15:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:59 INFO  : 'jtag frequency' command is executed.
15:54:59 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : System reset is completed.
15:55:02 INFO  : 'after 3000' command is executed.
15:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:05 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:55:05 INFO  : Context for 'APU' is selected.
15:55:08 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:08 INFO  : Context for 'APU' is selected.
15:55:09 INFO  : 'ps7_init' command is executed.
15:55:09 INFO  : 'ps7_post_config' command is executed.
15:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:10 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:10 INFO  : Memory regions updated for context APU
15:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:10 INFO  : 'con' command is executed.
15:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:10 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
15:59:15 INFO  : Disconnected from the channel tcfchan#17.
15:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:16 INFO  : 'jtag frequency' command is executed.
15:59:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:16 INFO  : Context for 'APU' is selected.
15:59:17 INFO  : System reset is completed.
15:59:20 INFO  : 'after 3000' command is executed.
15:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:22 INFO  : Context for 'APU' is selected.
15:59:26 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:26 INFO  : Context for 'APU' is selected.
15:59:26 INFO  : 'ps7_init' command is executed.
15:59:26 INFO  : 'ps7_post_config' command is executed.
15:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:27 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:27 INFO  : Memory regions updated for context APU
15:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:28 INFO  : 'con' command is executed.
15:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:28 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:03:10 INFO  : Disconnected from the channel tcfchan#18.
16:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:03:11 INFO  : 'jtag frequency' command is executed.
16:03:11 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:11 INFO  : Context for 'APU' is selected.
16:03:11 INFO  : System reset is completed.
16:03:14 INFO  : 'after 3000' command is executed.
16:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:03:17 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:03:17 INFO  : Context for 'APU' is selected.
16:03:21 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:03:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:21 INFO  : Context for 'APU' is selected.
16:03:22 INFO  : 'ps7_init' command is executed.
16:03:22 INFO  : 'ps7_post_config' command is executed.
16:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:22 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:22 INFO  : Memory regions updated for context APU
16:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:22 INFO  : 'con' command is executed.
16:03:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:22 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:14:02 INFO  : Disconnected from the channel tcfchan#19.
16:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:04 INFO  : 'jtag frequency' command is executed.
16:14:04 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:04 INFO  : Context for 'APU' is selected.
16:14:04 INFO  : System reset is completed.
16:14:07 INFO  : 'after 3000' command is executed.
16:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:11 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:14:11 INFO  : Context for 'APU' is selected.
16:14:14 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:14:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:14 INFO  : Context for 'APU' is selected.
16:14:15 INFO  : 'ps7_init' command is executed.
16:14:15 INFO  : 'ps7_post_config' command is executed.
16:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:16 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:16 INFO  : Memory regions updated for context APU
16:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:16 INFO  : 'con' command is executed.
16:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:14:16 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:19:49 INFO  : Disconnected from the channel tcfchan#20.
16:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:51 INFO  : 'jtag frequency' command is executed.
16:19:51 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:51 INFO  : Context for 'APU' is selected.
16:19:51 INFO  : System reset is completed.
16:19:54 INFO  : 'after 3000' command is executed.
16:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:57 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:19:57 INFO  : Context for 'APU' is selected.
16:20:00 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:00 INFO  : Context for 'APU' is selected.
16:20:01 INFO  : 'ps7_init' command is executed.
16:20:01 INFO  : 'ps7_post_config' command is executed.
16:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:02 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:02 INFO  : Memory regions updated for context APU
16:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:03 INFO  : 'con' command is executed.
16:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:03 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:23:14 INFO  : Disconnected from the channel tcfchan#21.
16:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:16 INFO  : 'jtag frequency' command is executed.
16:23:16 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:16 INFO  : Context for 'APU' is selected.
16:23:16 INFO  : System reset is completed.
16:23:19 INFO  : 'after 3000' command is executed.
16:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:22 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:23:22 INFO  : Context for 'APU' is selected.
16:23:25 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:25 INFO  : Context for 'APU' is selected.
16:23:26 INFO  : 'ps7_init' command is executed.
16:23:26 INFO  : 'ps7_post_config' command is executed.
16:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:26 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:26 INFO  : Memory regions updated for context APU
16:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:27 INFO  : 'con' command is executed.
16:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:27 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:23:46 INFO  : Disconnected from the channel tcfchan#22.
16:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:48 INFO  : 'jtag frequency' command is executed.
16:23:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:48 INFO  : Context for 'APU' is selected.
16:23:49 INFO  : System reset is completed.
16:23:52 INFO  : 'after 3000' command is executed.
16:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:55 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:23:55 INFO  : Context for 'APU' is selected.
16:23:58 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:58 INFO  : Context for 'APU' is selected.
16:23:59 INFO  : 'ps7_init' command is executed.
16:23:59 INFO  : 'ps7_post_config' command is executed.
16:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:00 INFO  : Memory regions updated for context APU
16:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:00 INFO  : 'con' command is executed.
16:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:24:35 INFO  : Disconnected from the channel tcfchan#23.
16:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:36 INFO  : 'jtag frequency' command is executed.
16:24:37 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:37 INFO  : Context for 'APU' is selected.
16:24:37 INFO  : System reset is completed.
16:24:40 INFO  : 'after 3000' command is executed.
16:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:24:42 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:24:42 INFO  : Context for 'APU' is selected.
16:24:47 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:47 INFO  : Context for 'APU' is selected.
16:24:48 INFO  : 'ps7_init' command is executed.
16:24:48 INFO  : 'ps7_post_config' command is executed.
16:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:48 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:49 INFO  : Memory regions updated for context APU
16:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:49 INFO  : 'con' command is executed.
16:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:49 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:37:29 INFO  : Disconnected from the channel tcfchan#24.
16:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:30 INFO  : 'jtag frequency' command is executed.
16:37:30 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:31 INFO  : Context for 'APU' is selected.
16:37:31 INFO  : System reset is completed.
16:37:34 INFO  : 'after 3000' command is executed.
16:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:37:36 INFO  : Context for 'APU' is selected.
16:37:41 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:41 INFO  : Context for 'APU' is selected.
16:37:41 INFO  : 'ps7_init' command is executed.
16:37:41 INFO  : 'ps7_post_config' command is executed.
16:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:42 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:42 INFO  : Memory regions updated for context APU
16:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:42 INFO  : 'con' command is executed.
16:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:42 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:38:27 INFO  : Disconnected from the channel tcfchan#25.
16:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:28 INFO  : 'jtag frequency' command is executed.
16:38:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:29 INFO  : Context for 'APU' is selected.
16:38:29 INFO  : System reset is completed.
16:38:32 INFO  : 'after 3000' command is executed.
16:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:38:35 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:38:35 INFO  : Context for 'APU' is selected.
16:38:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:38 INFO  : Context for 'APU' is selected.
16:38:39 INFO  : 'ps7_init' command is executed.
16:38:39 INFO  : 'ps7_post_config' command is executed.
16:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:39 INFO  : Memory regions updated for context APU
16:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:40 INFO  : 'con' command is executed.
16:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:38:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:39:19 INFO  : Disconnected from the channel tcfchan#26.
16:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:12 INFO  : 'jtag frequency' command is executed.
16:42:12 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:13 INFO  : Context for 'APU' is selected.
16:42:13 INFO  : System reset is completed.
16:42:16 INFO  : 'after 3000' command is executed.
16:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:18 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:42:19 INFO  : Context for 'APU' is selected.
16:42:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:19 INFO  : Context for 'APU' is selected.
16:42:19 INFO  : 'ps7_init' command is executed.
16:42:19 INFO  : 'ps7_post_config' command is executed.
16:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:20 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:20 INFO  : Memory regions updated for context APU
16:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:21 INFO  : 'con' command is executed.
16:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:43:45 INFO  : Disconnected from the channel tcfchan#27.
16:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:47 INFO  : 'jtag frequency' command is executed.
16:43:47 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:47 INFO  : Context for 'APU' is selected.
16:43:48 INFO  : System reset is completed.
16:43:51 INFO  : 'after 3000' command is executed.
16:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:43:54 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:59 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : 'ps7_init' command is executed.
16:43:59 INFO  : 'ps7_post_config' command is executed.
16:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:00 INFO  : Memory regions updated for context APU
16:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : 'con' command is executed.
16:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:00 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
16:52:00 INFO  : Disconnected from the channel tcfchan#28.
16:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:02 INFO  : 'jtag frequency' command is executed.
16:52:02 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:02 INFO  : Context for 'APU' is selected.
16:52:02 INFO  : System reset is completed.
16:52:05 INFO  : 'after 3000' command is executed.
16:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:07 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:52:08 INFO  : Context for 'APU' is selected.
16:52:11 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:11 INFO  : Context for 'APU' is selected.
16:52:12 INFO  : 'ps7_init' command is executed.
16:52:12 INFO  : 'ps7_post_config' command is executed.
16:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:13 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:13 INFO  : Memory regions updated for context APU
16:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:13 INFO  : 'con' command is executed.
16:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:13 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:03:53 INFO  : Disconnected from the channel tcfchan#29.
17:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:54 INFO  : 'jtag frequency' command is executed.
17:03:54 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:54 INFO  : Context for 'APU' is selected.
17:03:55 INFO  : System reset is completed.
17:03:58 INFO  : 'after 3000' command is executed.
17:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:00 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:04:00 INFO  : Context for 'APU' is selected.
17:04:04 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:04 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : 'ps7_init' command is executed.
17:04:05 INFO  : 'ps7_post_config' command is executed.
17:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:05 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:06 INFO  : Memory regions updated for context APU
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : 'con' command is executed.
17:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:04:06 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:07:15 INFO  : Disconnected from the channel tcfchan#30.
17:07:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:17 INFO  : 'jtag frequency' command is executed.
17:07:17 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:17 INFO  : Context for 'APU' is selected.
17:07:18 INFO  : System reset is completed.
17:07:21 INFO  : 'after 3000' command is executed.
17:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:23 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:07:23 INFO  : Context for 'APU' is selected.
17:07:27 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:28 INFO  : Context for 'APU' is selected.
17:07:28 INFO  : 'ps7_init' command is executed.
17:07:28 INFO  : 'ps7_post_config' command is executed.
17:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:29 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:29 INFO  : Memory regions updated for context APU
17:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:29 INFO  : 'con' command is executed.
17:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:29 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:13:46 INFO  : Disconnected from the channel tcfchan#31.
17:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:48 INFO  : 'jtag frequency' command is executed.
17:13:48 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:48 INFO  : Context for 'APU' is selected.
17:13:48 INFO  : System reset is completed.
17:13:51 INFO  : 'after 3000' command is executed.
17:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:53 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:13:53 INFO  : Context for 'APU' is selected.
17:13:57 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:57 INFO  : Context for 'APU' is selected.
17:13:57 INFO  : 'ps7_init' command is executed.
17:13:57 INFO  : 'ps7_post_config' command is executed.
17:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:58 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:58 INFO  : Memory regions updated for context APU
17:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:58 INFO  : 'con' command is executed.
17:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:58 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:15:07 INFO  : Disconnected from the channel tcfchan#32.
17:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:08 INFO  : 'jtag frequency' command is executed.
17:15:08 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:09 INFO  : Context for 'APU' is selected.
17:15:09 INFO  : System reset is completed.
17:15:12 INFO  : 'after 3000' command is executed.
17:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:15 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:15:16 INFO  : Context for 'APU' is selected.
17:15:19 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:19 INFO  : Context for 'APU' is selected.
17:15:20 INFO  : 'ps7_init' command is executed.
17:15:20 INFO  : 'ps7_post_config' command is executed.
17:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:21 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:21 INFO  : Memory regions updated for context APU
17:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:21 INFO  : 'con' command is executed.
17:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:21 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:17:48 INFO  : Disconnected from the channel tcfchan#33.
17:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:49 INFO  : 'jtag frequency' command is executed.
17:17:49 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:50 INFO  : Context for 'APU' is selected.
17:17:50 INFO  : System reset is completed.
17:17:53 INFO  : 'after 3000' command is executed.
17:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:56 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:17:56 INFO  : Context for 'APU' is selected.
17:17:59 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:59 INFO  : Context for 'APU' is selected.
17:18:00 INFO  : 'ps7_init' command is executed.
17:18:00 INFO  : 'ps7_post_config' command is executed.
17:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:00 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:00 INFO  : Memory regions updated for context APU
17:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:01 INFO  : 'con' command is executed.
17:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:01 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
17:58:17 INFO  : Disconnected from the channel tcfchan#34.
17:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:18 INFO  : 'jtag frequency' command is executed.
17:58:19 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:19 INFO  : Context for 'APU' is selected.
17:58:19 INFO  : System reset is completed.
17:58:22 INFO  : 'after 3000' command is executed.
17:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:24 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
17:58:24 INFO  : Context for 'APU' is selected.
17:58:31 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:58:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:31 INFO  : Context for 'APU' is selected.
17:58:31 INFO  : 'ps7_init' command is executed.
17:58:31 INFO  : 'ps7_post_config' command is executed.
17:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:32 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:32 INFO  : Memory regions updated for context APU
17:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:32 INFO  : 'con' command is executed.
17:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:32 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:36:02 INFO  : Disconnected from the channel tcfchan#35.
18:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:03 INFO  : 'jtag frequency' command is executed.
18:36:03 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:03 INFO  : Context for 'APU' is selected.
18:36:03 INFO  : System reset is completed.
18:36:06 INFO  : 'after 3000' command is executed.
18:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:36:09 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:36:09 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : 'ps7_init' command is executed.
18:36:13 INFO  : 'ps7_post_config' command is executed.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:14 INFO  : Memory regions updated for context APU
18:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : 'con' command is executed.
18:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:36:14 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:49:27 INFO  : Disconnected from the channel tcfchan#36.
18:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:28 INFO  : 'jtag frequency' command is executed.
18:49:28 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:28 INFO  : Context for 'APU' is selected.
18:49:28 INFO  : System reset is completed.
18:49:31 INFO  : 'after 3000' command is executed.
18:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:34 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:49:34 INFO  : Context for 'APU' is selected.
18:49:38 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:49:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:38 INFO  : Context for 'APU' is selected.
18:49:39 INFO  : 'ps7_init' command is executed.
18:49:39 INFO  : 'ps7_post_config' command is executed.
18:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:39 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:39 INFO  : Memory regions updated for context APU
18:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:40 INFO  : 'con' command is executed.
18:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:40 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:05:12 INFO  : Disconnected from the channel tcfchan#37.
20:07:40 INFO  : Registering command handlers for SDK TCF services
20:07:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
20:07:51 INFO  : XSCT server has started successfully.
20:07:51 INFO  : Successfully done setting XSCT server connection channel  
20:08:02 INFO  : Successfully done setting SDK workspace  
20:08:02 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
20:08:02 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:24:33 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\BOOT.bin
20:24:33 INFO  : Creating new bif file D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\output.bif
20:24:40 INFO  : Bootgen command execution is done.
20:31:32 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\BOOT.bin -w on
20:31:32 INFO  : Overwriting existing bif file D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\output.bif
20:31:36 INFO  : Bootgen command execution is done.
20:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:43 INFO  : 'jtag frequency' command is executed.
20:33:43 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:44 INFO  : Context for 'APU' is selected.
20:33:44 INFO  : System reset is completed.
20:33:47 INFO  : 'after 3000' command is executed.
20:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:50 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:33:51 INFO  : Context for 'APU' is selected.
20:33:51 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:51 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : 'ps7_init' command is executed.
20:33:52 INFO  : 'ps7_post_config' command is executed.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:54 INFO  : Memory regions updated for context APU
20:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:54 INFO  : 'con' command is executed.
20:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:54 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:34:27 INFO  : Disconnected from the channel tcfchan#1.
20:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:34:29 INFO  : 'jtag frequency' command is executed.
20:34:29 INFO  : Sourcing of 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:29 INFO  : Context for 'APU' is selected.
20:34:29 INFO  : System reset is completed.
20:34:32 INFO  : 'after 3000' command is executed.
20:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:34:36 INFO  : FPGA configured successfully with bitstream "D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:34:36 INFO  : Context for 'APU' is selected.
20:34:39 INFO  : Hardware design information is loaded from 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:39 INFO  : Context for 'APU' is selected.
20:34:40 INFO  : 'ps7_init' command is executed.
20:34:40 INFO  : 'ps7_post_config' command is executed.
20:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:40 INFO  : The application 'D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Users/Xilinx_projects/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:41 INFO  : Memory regions updated for context APU
20:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:41 INFO  : 'con' command is executed.
20:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:34:41 INFO  : Launch script is exported to file 'D:\Users\Xilinx_projects\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
20:36:58 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\BOOT.bin -w on
20:36:58 INFO  : Overwriting existing bif file D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\output.bif
20:37:03 INFO  : Bootgen command execution is done.
21:54:47 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\BOOT.bin -w on
21:54:47 INFO  : Overwriting existing bif file D:\Users\Xilinx_projects\udp_test\udp_test.sdk\boot\output.bif
21:54:53 INFO  : Bootgen command execution is done.
12:23:50 INFO  : Disconnected from the channel tcfchan#2.
17:18:46 INFO  : Registering command handlers for SDK TCF services
17:18:49 INFO  : Launching XSCT server: xsct.bat -interactive D:\Users\Xilinx_projects\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
17:19:01 INFO  : XSCT server has started successfully.
17:19:23 INFO  : Successfully done setting XSCT server connection channel  
17:19:23 INFO  : Processing command line option -hwspec D:/Users/Xilinx_projects/udp_test/udp_test.sdk/system_wrapper.hdf.
17:19:23 INFO  : Successfully done setting SDK workspace  
17:19:23 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
18:06:15 INFO  : Registering command handlers for SDK TCF services
18:06:16 INFO  : Launching XSCT server: xsct.bat -interactive D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
18:06:19 INFO  : XSCT server has started successfully.
18:06:19 INFO  : Successfully done setting XSCT server connection channel  
18:06:19 INFO  : Successfully done setting SDK workspace  
18:06:19 INFO  : Processing command line option -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf.
18:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:17 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:45 INFO  : 'jtag frequency' command is executed.
18:49:45 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:45 INFO  : Context for 'APU' is selected.
18:49:45 INFO  : System reset is completed.
18:49:48 INFO  : 'after 3000' command is executed.
18:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:51 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:49:51 INFO  : Context for 'APU' is selected.
18:49:51 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:49:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:51 INFO  : Context for 'APU' is selected.
18:49:51 INFO  : 'ps7_init' command is executed.
18:49:51 INFO  : 'ps7_post_config' command is executed.
18:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/Lidar3Dbuild/Debug/Lidar3Dbuild.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:52 INFO  : Memory regions updated for context APU
18:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:52 INFO  : 'con' command is executed.
18:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:52 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lidar3dbuild.elf_on_local.tcl'
18:56:44 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\boot\BOOT.bin -w on
18:56:44 INFO  : Overwriting existing bif file D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\boot\output.bif
18:56:46 INFO  : Bootgen command execution is done.
19:02:14 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\boot\BOOT.bin -w on
19:02:14 INFO  : Overwriting existing bif file D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\boot\output.bif
19:02:16 INFO  : Bootgen command execution is done.
19:11:45 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:125)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:79)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
19:11:54 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:125)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:79)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
19:12:35 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:125)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:79)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.GeneratedMethodAccessor51.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:136)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
19:17:11 INFO  : Disconnected from the channel tcfchan#1.
19:17:33 INFO  : Registering command handlers for SDK TCF services
19:17:34 INFO  : Launching XSCT server: xsct.bat -interactive D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
19:17:36 INFO  : XSCT server has started successfully.
19:17:36 INFO  : Successfully done setting XSCT server connection channel  
19:17:36 INFO  : Successfully done setting SDK workspace  
19:17:36 INFO  : Processing command line option -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf.
19:30:05 INFO  : Refreshed build settings on project wyc
19:30:45 INFO  : Refreshed build settings on project wyc
19:32:02 INFO  : Refreshed build settings on project wyc
19:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:40 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:05 INFO  : 'fpga -state' command is executed.
19:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:05 INFO  : 'jtag frequency' command is executed.
19:35:05 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:05 INFO  : Context for 'APU' is selected.
19:35:05 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:05 INFO  : Context for 'APU' is selected.
19:35:06 INFO  : 'stop' command is executed.
19:35:08 INFO  : 'ps7_init' command is executed.
19:35:08 INFO  : 'ps7_post_config' command is executed.
19:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:10 ERROR : Memory write error at 0x100000. AP transaction timeout
19:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
----------------End of Script----------------

19:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:33 INFO  : 'fpga -state' command is executed.
19:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:34 INFO  : 'jtag frequency' command is executed.
19:35:34 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:34 INFO  : Context for 'APU' is selected.
19:35:34 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:34 INFO  : Context for 'APU' is selected.
19:35:34 INFO  : 'stop' command is executed.
19:35:34 ERROR : AP transaction error, DAP status f0000021
19:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:36:47 INFO  : 'fpga -state' command is executed.
19:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:36:47 INFO  : 'jtag frequency' command is executed.
19:36:47 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:47 INFO  : Context for 'APU' is selected.
19:36:47 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:47 INFO  : Context for 'APU' is selected.
19:36:47 INFO  : 'stop' command is executed.
19:36:47 ERROR : AP transaction error, DAP status f0000021
19:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

19:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:37 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:45 INFO  : 'fpga -state' command is executed.
19:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:45 INFO  : 'jtag frequency' command is executed.
19:38:45 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:45 INFO  : Context for 'APU' is selected.
19:38:45 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:38:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:45 INFO  : Context for 'APU' is selected.
19:38:45 INFO  : 'stop' command is executed.
19:38:46 INFO  : 'ps7_init' command is executed.
19:38:46 INFO  : 'ps7_post_config' command is executed.
19:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:46 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:46 INFO  : Memory regions updated for context APU
19:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:47 INFO  : 'con' command is executed.
19:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:47 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
19:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:26 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:46:35 INFO  : Disconnected from the channel tcfchan#1.
19:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:46:36 INFO  : 'fpga -state' command is executed.
19:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:36 INFO  : 'jtag frequency' command is executed.
19:46:36 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:46:36 INFO  : Context for 'APU' is selected.
19:46:40 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:40 INFO  : Context for 'APU' is selected.
19:46:40 INFO  : 'stop' command is executed.
19:46:41 INFO  : 'ps7_init' command is executed.
19:46:41 INFO  : 'ps7_post_config' command is executed.
19:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:42 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:42 INFO  : Memory regions updated for context APU
19:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:42 INFO  : 'con' command is executed.
19:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:46:42 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
19:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:21 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:49:41 INFO  : Disconnected from the channel tcfchan#2.
19:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:43 INFO  : 'fpga -state' command is executed.
19:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:43 INFO  : 'jtag frequency' command is executed.
19:49:43 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:43 INFO  : Context for 'APU' is selected.
19:49:47 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:47 INFO  : Context for 'APU' is selected.
19:49:47 INFO  : 'stop' command is executed.
19:49:48 INFO  : 'ps7_init' command is executed.
19:49:48 INFO  : 'ps7_post_config' command is executed.
19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:49 INFO  : Memory regions updated for context APU
19:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:49 INFO  : 'con' command is executed.
19:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:49:49 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
19:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:25 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:54:37 INFO  : Disconnected from the channel tcfchan#3.
19:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:38 INFO  : 'fpga -state' command is executed.
19:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:39 INFO  : 'jtag frequency' command is executed.
19:54:39 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:39 INFO  : Context for 'APU' is selected.
19:54:43 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:43 INFO  : Context for 'APU' is selected.
19:54:43 INFO  : 'stop' command is executed.
19:54:44 INFO  : 'ps7_init' command is executed.
19:54:44 INFO  : 'ps7_post_config' command is executed.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:44 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:44 INFO  : Memory regions updated for context APU
19:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:45 INFO  : 'con' command is executed.
19:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:45 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:17 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:13:28 INFO  : Disconnected from the channel tcfchan#4.
20:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:29 INFO  : 'fpga -state' command is executed.
20:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:13:29 INFO  : 'jtag frequency' command is executed.
20:13:29 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:29 INFO  : Context for 'APU' is selected.
20:13:33 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:33 INFO  : Context for 'APU' is selected.
20:13:33 INFO  : 'stop' command is executed.
20:13:34 INFO  : 'ps7_init' command is executed.
20:13:34 INFO  : 'ps7_post_config' command is executed.
20:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:34 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:34 INFO  : Memory regions updated for context APU
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : 'con' command is executed.
20:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:13:35 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:15:45 INFO  : Disconnected from the channel tcfchan#5.
20:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:46 INFO  : 'fpga -state' command is executed.
20:15:48 INFO  : Memory regions updated for context APU
20:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:07 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:14 INFO  : 'fpga -state' command is executed.
20:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:16:15 INFO  : 'jtag frequency' command is executed.
20:16:15 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:15 INFO  : Context for 'APU' is selected.
20:16:15 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:15 INFO  : Context for 'APU' is selected.
20:16:15 INFO  : 'stop' command is executed.
20:16:16 INFO  : 'ps7_init' command is executed.
20:16:16 INFO  : 'ps7_post_config' command is executed.
20:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:16 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:16 INFO  : Memory regions updated for context APU
20:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:17 INFO  : 'con' command is executed.
20:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:16:17 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:09 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:18:16 INFO  : Disconnected from the channel tcfchan#6.
20:18:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:18 INFO  : 'fpga -state' command is executed.
20:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:18 INFO  : 'jtag frequency' command is executed.
20:18:18 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:18 INFO  : Context for 'APU' is selected.
20:18:22 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:18:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:22 INFO  : Context for 'APU' is selected.
20:18:22 INFO  : 'stop' command is executed.
20:18:23 INFO  : 'ps7_init' command is executed.
20:18:23 INFO  : 'ps7_post_config' command is executed.
20:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:24 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:24 INFO  : Memory regions updated for context APU
20:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:24 INFO  : 'con' command is executed.
20:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:24 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:18:31 INFO  : Disconnected from the channel tcfchan#7.
20:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:32 INFO  : 'fpga -state' command is executed.
20:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:33 INFO  : 'jtag frequency' command is executed.
20:18:33 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:33 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:37 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : 'stop' command is executed.
20:18:37 INFO  : 'ps7_init' command is executed.
20:18:37 INFO  : 'ps7_post_config' command is executed.
20:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:38 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:38 INFO  : Memory regions updated for context APU
20:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:39 INFO  : 'con' command is executed.
20:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:39 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:20:49 INFO  : Disconnected from the channel tcfchan#8.
20:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:20:50 INFO  : 'fpga -state' command is executed.
20:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:20:50 INFO  : 'jtag frequency' command is executed.
20:20:50 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:50 INFO  : Context for 'APU' is selected.
20:20:54 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:54 INFO  : Context for 'APU' is selected.
20:20:54 INFO  : 'stop' command is executed.
20:20:55 ERROR : Memory write error at 0xF8000104. AP transaction timeout
20:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:21:34 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:21:39 INFO  : 'fpga -state' command is executed.
20:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:21:40 INFO  : 'jtag frequency' command is executed.
20:21:40 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:40 INFO  : Context for 'APU' is selected.
20:21:40 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:40 INFO  : Context for 'APU' is selected.
20:21:40 INFO  : 'stop' command is executed.
20:21:41 INFO  : 'ps7_init' command is executed.
20:21:41 INFO  : 'ps7_post_config' command is executed.
20:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:42 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:42 INFO  : Memory regions updated for context APU
20:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:42 INFO  : 'con' command is executed.
20:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:21:42 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:22:58 INFO  : Disconnected from the channel tcfchan#9.
20:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:59 INFO  : 'fpga -state' command is executed.
20:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:23:00 INFO  : 'jtag frequency' command is executed.
20:23:00 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:00 INFO  : Context for 'APU' is selected.
20:23:04 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:04 INFO  : Context for 'APU' is selected.
20:23:04 INFO  : 'stop' command is executed.
20:23:05 INFO  : 'ps7_init' command is executed.
20:23:05 INFO  : 'ps7_post_config' command is executed.
20:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:06 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:06 INFO  : Memory regions updated for context APU
20:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:07 INFO  : 'con' command is executed.
20:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:23:07 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:25:55 INFO  : Apm configuration has been updated and stored to 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\system_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'system_wrapper_hw_platform_0'
20:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:22 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:26:29 INFO  : Disconnected from the channel tcfchan#10.
20:26:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:30 INFO  : 'fpga -state' command is executed.
20:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:30 INFO  : 'jtag frequency' command is executed.
20:26:30 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:31 INFO  : Context for 'APU' is selected.
20:26:35 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:35 INFO  : Context for 'APU' is selected.
20:26:35 INFO  : 'stop' command is executed.
20:26:36 INFO  : 'ps7_init' command is executed.
20:26:36 INFO  : 'ps7_post_config' command is executed.
20:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:37 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:37 INFO  : Memory regions updated for context APU
20:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:37 INFO  : 'con' command is executed.
20:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:26:37 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:29:36 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:30 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:30:36 INFO  : Disconnected from the channel tcfchan#11.
20:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:37 INFO  : 'fpga -state' command is executed.
20:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:38 INFO  : 'jtag frequency' command is executed.
20:30:38 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:38 INFO  : Context for 'APU' is selected.
20:30:43 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:43 INFO  : Context for 'APU' is selected.
20:30:43 INFO  : 'stop' command is executed.
20:30:44 INFO  : 'ps7_init' command is executed.
20:30:44 INFO  : 'ps7_post_config' command is executed.
20:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:45 INFO  : The application 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/wyc/Debug/wyc.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:45 INFO  : Memory regions updated for context APU
20:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:45 INFO  : 'con' command is executed.
20:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:45 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
20:40:35 INFO  : Disconnected from the channel tcfchan#12.
14:22:37 INFO  : Registering command handlers for SDK TCF services
14:22:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
14:22:42 INFO  : XSCT server has started successfully.
14:22:42 INFO  : Successfully done setting XSCT server connection channel  
14:22:48 INFO  : Successfully done setting SDK workspace  
14:22:48 INFO  : Processing command line option -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf.
14:22:49 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
16:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:58 INFO  : FPGA configured successfully with bitstream "D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:07 INFO  : 'fpga -state' command is executed.
16:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:07 INFO  : 'jtag frequency' command is executed.
16:19:07 INFO  : Sourcing of 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:07 INFO  : Context for 'APU' is selected.
16:19:07 INFO  : Hardware design information is loaded from 'D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:07 INFO  : Context for 'APU' is selected.
16:19:07 INFO  : 'stop' command is executed.
16:19:07 INFO  : 'ps7_init' command is executed.
16:19:07 INFO  : 'ps7_post_config' command is executed.
16:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:19:08 INFO  : Memory regions updated for context APU
16:19:08 INFO  : Launch script is exported to file 'D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_wyc.elf_on_local.tcl'
21:47:38 INFO  : Disconnected from the channel tcfchan#1.
19:59:50 INFO  : Registering command handlers for SDK TCF services
19:59:51 INFO  : Launching XSCT server: xsct.bat -interactive D:\vivado\PRO\udp_test_v4.7_Verilog\udp_test\udp_test.sdk\temp_xsdb_launch_script.tcl
19:59:57 INFO  : XSCT server has started successfully.
20:00:03 INFO  : Successfully done setting XSCT server connection channel  
20:00:03 INFO  : Successfully done setting SDK workspace  
20:00:03 INFO  : Processing command line option -hwspec D:/vivado/PRO/udp_test_v4.7_Verilog/udp_test/udp_test.sdk/system_wrapper.hdf.
20:00:15 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
