// Generated by CIRCT unknown git version
module final_design_Register_B_0_0(	// file.cleaned.mlir:2:3
  input        B0,	// file.cleaned.mlir:2:45
               B1,	// file.cleaned.mlir:2:58
               B2,	// file.cleaned.mlir:2:71
               B3,	// file.cleaned.mlir:2:84
               loadB,	// file.cleaned.mlir:2:97
  output [7:0] regB	// file.cleaned.mlir:2:114
);

  assign regB = 8'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

