# CLAUDE.md - AI Assistant Context

## Project Overview
RISC-V CPU core in Verilog: 5-stage pipelined processor with RV32IMAFDC extensions and privilege architecture (M/S/U modes).

## Current Status
- **Achievement**: ðŸŽ‰ **100% COMPLIANCE - 81/81 OFFICIAL TESTS PASSING** ðŸŽ‰
- **Target**: RV32IMAFDC / RV64IMAFDC with full privilege architecture
- **Privilege Tests**: 22/34 passing (65%) - Phases 1-2-5-6 substantially complete
- **Recent Fixes**: CSR write exception gating âœ… (2025-10-26 Session 5) - See `docs/KNOWN_ISSUES.md`

## Test Infrastructure (CRITICAL - USE THIS!)

**Key Resources:**
- `docs/TEST_CATALOG.md` - All 208 tests (127 custom + 81 official)
- `make help` - All available test targets
- `tools/README.md` - Script reference

**Essential Commands:**
```bash
make test-quick           # Quick regression (14 tests in ~7s) âš¡
make help                 # See available commands
make catalog              # Regenerate test catalog
env XLEN=32 ./tools/run_official_tests.sh all  # Full suite
```

**Workflow for Development:**
1. Run `make test-quick` BEFORE changes (baseline)
2. Make your changes
3. Run `make test-quick` AFTER changes (verify)
4. Before committing: Run full test suite

## Project Structure
```
rv1/
â”œâ”€â”€ docs/           # Design documents
â”œâ”€â”€ rtl/core/       # CPU core modules
â”œâ”€â”€ rtl/memory/     # Memory components
â”œâ”€â”€ tb/             # Testbenches
â”œâ”€â”€ tests/          # Test programs
â””â”€â”€ tools/          # Helper scripts
```

## Design Constraints
- **HDL**: Verilog-2001 compatible
- **Simulation**: Icarus Verilog primary
- **XLEN**: Configurable 32-bit (RV32) or 64-bit (RV64)
- **Endianness**: Little-endian

## Implemented Extensions (100% Compliance)

| Extension | Tests | Instructions | Key Features |
|-----------|-------|--------------|--------------|
| **RV32I** | 42/42 âœ… | 47 | Integer ops, load/store, branches, FENCE.I |
| **RV32M** | 8/8 âœ… | 13 | MUL/DIV (32-cycle mult, 64-cycle div) |
| **RV32A** | 10/10 âœ… | 22 | LR/SC, AMO operations |
| **RV32F** | 11/11 âœ… | 26 | Single-precision FP, FMA |
| **RV32D** | 9/9 âœ… | 26 | Double-precision FP, NaN-boxing |
| **RV32C** | 1/1 âœ… | 40 | Compressed instructions (25-30% density) |
| **Zicsr** | - | 6 | CSR instructions |

## Architecture Features

**Pipeline**: 5-stage (IF, ID, EX, MEM, WB)
- Data forwarding, hazard detection
- LR/SC reservation tracking, CSR RAW hazard detection
- Precise exceptions

**Privilege Architecture**: M/S/U modes
- Full trap handling, delegation (Mâ†’S via medeleg/mideleg)
- CSRs: mstatus, sstatus, mie, sie, mtvec, stvec, mepc, sepc, mcause, scause, etc.

**Memory Management**: Sv32/Sv39 MMU with 16-entry TLB

**FPU**: Single/double precision, shared 64-bit register file

## Privilege Mode Test Suite

**Documentation**: See `docs/PRIVILEGE_TEST_IMPLEMENTATION_PLAN.md`
**Macro Library**: `tests/asm/include/priv_test_macros.s` (520+ lines, 50+ macros)

### Status by Phase

| Phase | Status | Tests | Description |
|-------|--------|-------|-------------|
| 1: U-Mode Fundamentals | âœ… Complete | 5/5 | Mâ†’U/Sâ†’U transitions, ECALL, CSR privilege |
| 2: Status Registers | âœ… Complete | 5/5 | MRET/SRET state machine, trap handling |
| 3: Interrupt CSRs | ðŸš§ Partial | 3/6 | mip/sip/mie/sie (3 skipped - need interrupt logic) |
| 4: Exception Coverage | ðŸš§ Partial | 2/8 | ECALL (4 blocked by hardware, 2 pending) |
| 5: CSR Edge Cases | âœ… Complete | 4/4 | Read-only CSRs, WARL fields, side effects, validity |
| 6: Delegation Edge Cases | âœ… Mostly Complete | 3/4 | Delegation to current mode, medeleg (1 trap timing issue) |
| 7: Stress & Regression | ðŸ”µ Next | 0/2 | Pending |

**Progress**: 22/34 tests passing (65%), 7 skipped/blocked, 1 timing issue

### Key Fixes (Recent Sessions)

**2025-10-26 (Session 4)**: Exception Gating & Trap Target Computation FIXED âœ…
- **Problem**: Exception propagation to subsequent instructions + trap delegation race condition
- **Symptoms**:
  - Exception signal fired for both faulting instruction AND next instruction
  - Duplicate ECALL exceptions with wrong privilege modes
  - `trap_target_priv` computed from stale `exception_code_r` causing wrong delegation
- **Solution**: Multi-part fix for exception handling
  - **Exception Gating** (`rv32i_core_pipelined.v:452`): Added `exception_gated` to prevent propagation
  - **Trap Target Computation** (`rv32i_core_pipelined.v:454-489`): Core-side `compute_trap_target()` function using un-latched signals
  - **CSR Delegation Export** (`csr_file.v:51, 621`): Added `medeleg_out` port for direct access
- **Impact**:
  - Exception propagation bug FIXED âœ…
  - Trap delegation timing FIXED âœ…
  - Quick regression: 14/14 passing âœ…
  - Compliance: 81/81 still passing âœ…
- **Files**: `rtl/core/rv32i_core_pipelined.v`, `rtl/core/csr_file.v`
- **Remaining Issue**: `test_delegation_disable` - ECALL not detected initially

**2025-10-26 (Session 5)**: CSR Write Exception Gating FIXED âœ…
- **Problem**: CSR writes committing even when instruction causes illegal instruction exception
- **Root Cause**: `csr_we` signal not gated by exception detection
  - When CSR instruction caused illegal exception, CSR write still executed
  - Example: `csrw medeleg, zero` from S-mode â†’ illegal exception, but write committed
- **Solution**: Added exception gating to CSR write enable (`rv32i_core_pipelined.v:1563`)
  - Changed: `.csr_we(idex_csr_we && idex_valid)`
  - To: `.csr_we(idex_csr_we && idex_valid && !exception)`
- **Impact**:
  - ECALL detection now working âœ… (cause=9 correctly generated)
  - CSR corruption on illegal access FIXED âœ…
  - Quick regression: 14/14 passing âœ…
  - Compliance: 81/81 still passing âœ…
- **Files**: `rtl/core/rv32i_core_pipelined.v:1563`
- **Remaining Issue**: `test_delegation_disable` - register `s0` timing issue (M-handler receives wrong value)

**2025-10-26 (Session 3)**: Phase 6 - Delegation logic FIXED âœ…
- **Problem**: Trap delegation used forwarded privilege mode from xRET instructions
- **Solution**: Separated `actual_priv` (for delegation) from `effective_priv` (for CSR checks)
  - Changed `.actual_priv` connection from `effective_priv` to `current_priv`
  - Ensures delegation decisions based on actual privilege of trapping instruction
  - Fixed test_delegation_disable test bug (S-mode can't write medeleg)
- **Impact**:
  - `test_delegation_to_current_mode` âœ…
  - `test_medeleg` âœ…
  - `test_phase10_2_delegation` âœ…
  - Phase 6: 3/4 tests passing (75%)
- **Files**: `rtl/core/rv32i_core_pipelined.v:1543`, `tests/asm/test_delegation_disable.s`
- **Known Issue**: `test_delegation_disable` has trap timing issue (documented in KNOWN_ISSUES.md)

**2025-10-26 (Session 2)**: Privilege mode forwarding bug FIXED âœ…
- **Problem**: CSR access immediately after MRET/SRET used stale privilege mode
- **Solution**: Implemented privilege mode forwarding (similar to data forwarding)
  - Forward new privilege from MRET/SRET in MEM stage to EX stage
  - Separate `effective_priv` (for CSR checks) from latched privilege (for trap delegation)
  - Added `exception_target_priv_r` register to break combinational feedback loop
  - Changed trap flush to use registered exception (1-cycle delay)
- **Impact**: `test_delegation_to_current_mode` now PASSING âœ…
- **Trade-off**: Introduced 1-cycle trap latency (some tests need investigation)
- **Files**: `rtl/core/rv32i_core_pipelined.v`, `rtl/core/csr_file.v`

**2025-10-26 (Session 1)**: Phase 5 completed - CSR edge cases (4/4 tests passing)
- `test_csr_readonly_verify.s` - Read-only CSRs return consistent values (mvendorid, marchid, mimpid, mhartid, misa)
- `test_csr_warl_fields.s` - WARL constraints verified (MPP, SPP, mtvec mode)
- `test_csr_side_effects.s` - CSR side effects (mstatusâ†”sstatus, mieâ†”sie, mipâ†”sip)
- `test_csr_illegal_access.s` - Valid CSRs accessible, proper decoding verified
- Quick regression: 14/14 passing âœ…

**2025-10-26**: Phase 4 started - Exception coverage
- Hardware constraints documented (misaligned access supported, EBREAK blocked)

**2025-10-25**: Phases 2-3 completed
- CSR forwarding bug fixed (MEM stage forwarding)
- MRET/SRET forwarding timing issue resolved (hold-until-consumed)
- Configuration mismatch fixed (C extension enabled)
- Exception signal latching to prevent mcause corruption

**2025-10-24**: Phase 1 completed + core fixes
- Precise exception handling (instructions before exception complete)
- MRET/SRET executing multiple times fixed
- sstatus_mask bug fixed (SPIE/SPP visibility)
- PC stall override for control flow changes
- MMU bare mode handshake logic fixed

## Naming Conventions

**Files**: `snake_case.v`, testbenches `tb_<module>.v`
**Signals**: `_n` (active-low), `_r` (registered), `_next` (next-state)
**Parameters**: UPPERCASE with underscores

## Testing Strategy
1. Unit Tests - Each module independently
2. Instruction Tests - Known results verification
3. Compliance Tests - RISC-V official suite (81/81 âœ…)
4. Program Tests - Assembly programs (Fibonacci, sorting)
5. Privilege Tests - M/S/U mode coverage

## When Assisting

**Before Changes:**
1. Check `docs/PHASES.md` for current phase
2. Review `docs/ARCHITECTURE.md` for constraints
3. Verify against RISC-V spec
4. Run `make test-quick` for baseline

**Code Style:**
- 2-space indentation, lines <100 chars
- Comment complex logic, meaningful signal names

**Debug Approach:**
1. Check waveforms â†’ 2. Control signals â†’ 3. Instruction decode â†’ 4. Data path â†’ 5. Timing

## Statistics
- **Instructions**: 184+ (I:47, M:13, A:22, F:26, D:26, C:40, Zicsr:6)
- **Official Tests**: 81/81 (100%) âœ…
- **Custom Tests**: 60+ programs
- **Configuration**: RV32/RV64 via XLEN parameter

## References
- RISC-V ISA Spec: https://riscv.org/technical/specifications/
- Test Suite: https://github.com/riscv/riscv-tests
- Compliance: https://github.com/riscv/riscv-compliance

## Known Issues

See `docs/KNOWN_ISSUES.md` for detailed tracking.

**Active:**
- Register preservation during traps: Register `s0` timing issue in `test_delegation_disable`
  - Impact: `test_delegation_disable` fails (M-handler receives wrong `s0` value)
  - Root causes under investigation: Register writeback timing, trap timing, pipeline state
  - Status: Under investigation (Session 5 fixed CSR write exception gating, ECALL now works)
  - Does NOT affect compliance tests (81/81 passing) or quick regression (14/14 passing)

## Future Enhancements
- **IMMEDIATE**: Investigate register writeback timing during trap entry (test_delegation_disable)
- Bit Manipulation (B), Vector (V), Crypto (K) extensions
- Performance: Branch prediction, caching, out-of-order execution
- System: Debug module, PMP, Hypervisor extension
- Verification: Formal verification, FPGA synthesis, ASIC tape-out
