{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:46:52 2019 " "Info: Processing started: Wed Sep 11 20:46:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_27MHz " "Info: Assuming node \"iCLK_27MHz\" is an undefined clock" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_27MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_controller:controller\|oVGA_HS " "Info: Detected ripple clock \"vga_controller:controller\|oVGA_HS\" as buffer" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_controller:controller\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_27MHz register vga_controller:controller\|opixel_y\[1\] register vga_controller:controller\|oVGA_VS 249.19 MHz 4.013 ns Internal " "Info: Clock \"iCLK_27MHz\" has Internal fmax of 249.19 MHz between source register \"vga_controller:controller\|opixel_y\[1\]\" and destination register \"vga_controller:controller\|oVGA_VS\" (period= 4.013 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.799 ns + Longest register register " "Info: + Longest register to register delay is 3.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[1\] 1 REG LCFF_X60_Y30_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y30_N5; Fanout = 8; REG Node = 'vga_controller:controller\|opixel_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[1] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.420 ns) 1.173 ns vga_controller:controller\|LessThan5~0 2 COMB LCCOMB_X61_Y30_N2 1 " "Info: 2: + IC(0.753 ns) + CELL(0.420 ns) = 1.173 ns; Loc. = LCCOMB_X61_Y30_N2; Fanout = 1; COMB Node = 'vga_controller:controller\|LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { vga_controller:controller|opixel_y[1] vga_controller:controller|LessThan5~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.565 ns vga_controller:controller\|LessThan5~2 3 COMB LCCOMB_X61_Y30_N4 12 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 1.565 ns; Loc. = LCCOMB_X61_Y30_N4; Fanout = 12; COMB Node = 'vga_controller:controller\|LessThan5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { vga_controller:controller|LessThan5~0 vga_controller:controller|LessThan5~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.413 ns) 2.488 ns vga_controller:controller\|Add1~14 4 COMB LCCOMB_X60_Y30_N16 2 " "Info: 4: + IC(0.510 ns) + CELL(0.413 ns) = 2.488 ns; Loc. = LCCOMB_X60_Y30_N16; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { vga_controller:controller|LessThan5~2 vga_controller:controller|Add1~14 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.389 ns) 3.322 ns vga_controller:controller\|Equal2~2 5 COMB LCCOMB_X61_Y30_N10 1 " "Info: 5: + IC(0.445 ns) + CELL(0.389 ns) = 3.322 ns; Loc. = LCCOMB_X61_Y30_N10; Fanout = 1; COMB Node = 'vga_controller:controller\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { vga_controller:controller|Add1~14 vga_controller:controller|Equal2~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.715 ns vga_controller:controller\|oVGA_VS~0 6 COMB LCCOMB_X61_Y30_N0 1 " "Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 3.715 ns; Loc. = LCCOMB_X61_Y30_N0; Fanout = 1; COMB Node = 'vga_controller:controller\|oVGA_VS~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.799 ns vga_controller:controller\|oVGA_VS 7 REG LCFF_X61_Y30_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.799 ns; Loc. = LCFF_X61_Y30_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 42.27 % ) " "Info: Total cell delay = 1.606 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.193 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.193 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { vga_controller:controller|opixel_y[1] vga_controller:controller|LessThan5~0 vga_controller:controller|LessThan5~2 vga_controller:controller|Add1~14 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { vga_controller:controller|opixel_y[1] {} vga_controller:controller|LessThan5~0 {} vga_controller:controller|LessThan5~2 {} vga_controller:controller|Add1~14 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.753ns 0.242ns 0.510ns 0.445ns 0.243ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.413ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz destination 6.507 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_27MHz\" to destination register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.787 ns) 3.179 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X57_Y30_N31 4 " "Info: 2: + IC(1.413 ns) + CELL(0.787 ns) = 3.179 ns; Loc. = LCFF_X57_Y30_N31; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 4.944 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(1.765 ns) + CELL(0.000 ns) = 4.944 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.507 ns vga_controller:controller\|oVGA_VS 4 REG LCFF_X61_Y30_N1 2 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.507 ns; Loc. = LCFF_X61_Y30_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.39 % ) " "Info: Total cell delay = 2.303 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 64.61 % ) " "Info: Total interconnect delay = 4.204 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 6.507 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_27MHz\" to source register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.787 ns) 3.179 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X57_Y30_N31 4 " "Info: 2: + IC(1.413 ns) + CELL(0.787 ns) = 3.179 ns; Loc. = LCFF_X57_Y30_N31; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 4.944 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(1.765 ns) + CELL(0.000 ns) = 4.944 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.507 ns vga_controller:controller\|opixel_y\[1\] 4 REG LCFF_X60_Y30_N5 8 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.507 ns; Loc. = LCFF_X60_Y30_N5; Fanout = 8; REG Node = 'vga_controller:controller\|opixel_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[1] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.39 % ) " "Info: Total cell delay = 2.303 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 64.61 % ) " "Info: Total interconnect delay = 4.204 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[1] {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[1] {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.799 ns" { vga_controller:controller|opixel_y[1] vga_controller:controller|LessThan5~0 vga_controller:controller|LessThan5~2 vga_controller:controller|Add1~14 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.799 ns" { vga_controller:controller|opixel_y[1] {} vga_controller:controller|LessThan5~0 {} vga_controller:controller|LessThan5~2 {} vga_controller:controller|Add1~14 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.753ns 0.242ns 0.510ns 0.445ns 0.243ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.413ns 0.389ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[1] {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_27MHz oVGA_R\[0\] vga_controller:controller\|opixel_y\[3\] 20.773 ns register " "Info: tco from clock \"iCLK_27MHz\" to destination pin \"oVGA_R\[0\]\" through register \"vga_controller:controller\|opixel_y\[3\]\" is 20.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 6.507 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_27MHz\" to source register is 6.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.787 ns) 3.179 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X57_Y30_N31 4 " "Info: 2: + IC(1.413 ns) + CELL(0.787 ns) = 3.179 ns; Loc. = LCFF_X57_Y30_N31; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 4.944 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G5 11 " "Info: 3: + IC(1.765 ns) + CELL(0.000 ns) = 4.944 ns; Loc. = CLKCTRL_G5; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 6.507 ns vga_controller:controller\|opixel_y\[3\] 4 REG LCFF_X60_Y30_N1 12 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 6.507 ns; Loc. = LCFF_X60_Y30_N1; Fanout = 12; REG Node = 'vga_controller:controller\|opixel_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[3] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.39 % ) " "Info: Total cell delay = 2.303 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.204 ns ( 64.61 % ) " "Info: Total interconnect delay = 4.204 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[3] {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.016 ns + Longest register pin " "Info: + Longest register to pin delay is 14.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[3\] 1 REG LCFF_X60_Y30_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y30_N1; Fanout = 12; REG Node = 'vga_controller:controller\|opixel_y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[3] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.420 ns) 2.180 ns draw_bar4:bar4\|obar_on4~1 2 COMB LCCOMB_X62_Y30_N6 1 " "Info: 2: + IC(1.760 ns) + CELL(0.420 ns) = 2.180 ns; Loc. = LCCOMB_X62_Y30_N6; Fanout = 1; COMB Node = 'draw_bar4:bar4\|obar_on4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { vga_controller:controller|opixel_y[3] draw_bar4:bar4|obar_on4~1 } "NODE_NAME" } } { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.575 ns draw_bar4:bar4\|obar_on4~2 3 COMB LCCOMB_X62_Y30_N24 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 2.575 ns; Loc. = LCCOMB_X62_Y30_N24; Fanout = 1; COMB Node = 'draw_bar4:bar4\|obar_on4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { draw_bar4:bar4|obar_on4~1 draw_bar4:bar4|obar_on4~2 } "NODE_NAME" } } { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.275 ns) 3.518 ns draw_bar4:bar4\|obar_on4~3 4 COMB LCCOMB_X60_Y30_N24 2 " "Info: 4: + IC(0.668 ns) + CELL(0.275 ns) = 3.518 ns; Loc. = LCCOMB_X60_Y30_N24; Fanout = 2; COMB Node = 'draw_bar4:bar4\|obar_on4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { draw_bar4:bar4|obar_on4~2 draw_bar4:bar4|obar_on4~3 } "NODE_NAME" } } { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.436 ns) 4.228 ns draw_bar4:bar4\|obar_on4~6 5 COMB LCCOMB_X60_Y30_N28 2 " "Info: 5: + IC(0.274 ns) + CELL(0.436 ns) = 4.228 ns; Loc. = LCCOMB_X60_Y30_N28; Fanout = 2; COMB Node = 'draw_bar4:bar4\|obar_on4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { draw_bar4:bar4|obar_on4~3 draw_bar4:bar4|obar_on4~6 } "NODE_NAME" } } { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.275 ns) 5.696 ns color_buffer~3 6 COMB LCCOMB_X60_Y30_N10 1 " "Info: 6: + IC(1.193 ns) + CELL(0.275 ns) = 5.696 ns; Loc. = LCCOMB_X60_Y30_N10; Fanout = 1; COMB Node = 'color_buffer~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { draw_bar4:bar4|obar_on4~6 color_buffer~3 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.438 ns) 7.026 ns color_buffer~4 7 COMB LCCOMB_X55_Y30_N0 1 " "Info: 7: + IC(0.892 ns) + CELL(0.438 ns) = 7.026 ns; Loc. = LCCOMB_X55_Y30_N0; Fanout = 1; COMB Node = 'color_buffer~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { color_buffer~3 color_buffer~4 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.388 ns) 7.658 ns color_buffer~7 8 COMB LCCOMB_X55_Y30_N10 30 " "Info: 8: + IC(0.244 ns) + CELL(0.388 ns) = 7.658 ns; Loc. = LCCOMB_X55_Y30_N10; Fanout = 30; COMB Node = 'color_buffer~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { color_buffer~4 color_buffer~7 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.560 ns) + CELL(2.798 ns) 14.016 ns oVGA_R\[0\] 9 PIN PIN_C8 0 " "Info: 9: + IC(3.560 ns) + CELL(2.798 ns) = 14.016 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'oVGA_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { color_buffer~7 oVGA_R[0] } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.180 ns ( 36.96 % ) " "Info: Total cell delay = 5.180 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.836 ns ( 63.04 % ) " "Info: Total interconnect delay = 8.836 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.016 ns" { vga_controller:controller|opixel_y[3] draw_bar4:bar4|obar_on4~1 draw_bar4:bar4|obar_on4~2 draw_bar4:bar4|obar_on4~3 draw_bar4:bar4|obar_on4~6 color_buffer~3 color_buffer~4 color_buffer~7 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.016 ns" { vga_controller:controller|opixel_y[3] {} draw_bar4:bar4|obar_on4~1 {} draw_bar4:bar4|obar_on4~2 {} draw_bar4:bar4|obar_on4~3 {} draw_bar4:bar4|obar_on4~6 {} color_buffer~3 {} color_buffer~4 {} color_buffer~7 {} oVGA_R[0] {} } { 0.000ns 1.760ns 0.245ns 0.668ns 0.274ns 1.193ns 0.892ns 0.244ns 3.560ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.436ns 0.275ns 0.438ns 0.388ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.507 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[3] {} } { 0.000ns 0.000ns 1.413ns 1.765ns 1.026ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.016 ns" { vga_controller:controller|opixel_y[3] draw_bar4:bar4|obar_on4~1 draw_bar4:bar4|obar_on4~2 draw_bar4:bar4|obar_on4~3 draw_bar4:bar4|obar_on4~6 color_buffer~3 color_buffer~4 color_buffer~7 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.016 ns" { vga_controller:controller|opixel_y[3] {} draw_bar4:bar4|obar_on4~1 {} draw_bar4:bar4|obar_on4~2 {} draw_bar4:bar4|obar_on4~3 {} draw_bar4:bar4|obar_on4~6 {} color_buffer~3 {} color_buffer~4 {} color_buffer~7 {} oVGA_R[0] {} } { 0.000ns 1.760ns 0.245ns 0.668ns 0.274ns 1.193ns 0.892ns 0.244ns 3.560ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.436ns 0.275ns 0.438ns 0.388ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iCLK_27MHz oVGA_CLK 5.144 ns Longest " "Info: Longest tpd from source pin \"iCLK_27MHz\" to destination pin \"oVGA_CLK\" is 5.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(2.798 ns) 5.144 ns oVGA_CLK 2 PIN PIN_B8 0 " "Info: 2: + IC(1.367 ns) + CELL(2.798 ns) = 5.144 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'oVGA_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 73.43 % ) " "Info: Total cell delay = 3.777 ns ( 73.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 26.57 % ) " "Info: Total interconnect delay = 1.367 ns ( 26.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} oVGA_CLK {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.979ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:46:52 2019 " "Info: Processing ended: Wed Sep 11 20:46:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
