<html><body><samp><pre>
<!@TC:1693225537>
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Mon Aug 28 13:25:37 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1693225538> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1693225538> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1693225538> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1693225538> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\data_sources.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\multiplier.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\register_file.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module register_file
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\register.v:5:7:5:15:@N:CG364:@XP_MSG">register.v(5)</a><!@TM:1693225538> | Synthesizing module register in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Users\Duncan\git\ForthCPU\register.v:20:0:20:7:@W:CG532:@XP_MSG">register.v(20)</a><!@TM:1693225538> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG204:@XP_HELP">CG204</a> : <a href="C:\Users\Duncan\git\ForthCPU\register.v:20:0:20:7:@W:CG204:@XP_MSG">register.v(20)</a><!@TM:1693225538> | Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</font>
Running optimization stage 1 on register .......
Finished optimization stage 1 on register (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 92MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:1:7:1:20:@N:CG364:@XP_MSG">register_file.v(1)</a><!@TM:1693225538> | Synthesizing module register_file in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[0] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[0] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[0] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[1] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[1] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[1] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[2] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[2] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[2] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[3] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[3] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[3] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[4] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[4] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[4] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[5] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[5] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[5] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[6] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[6] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[6] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[7] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[7] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[7] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[8] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[8] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[8] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[9] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[9] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[9] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[10] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[10] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[10] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[11] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[11] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[11] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[12] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[12] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[12] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[13] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[13] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[13] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[14] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[14] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[14] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input IDN on instance registers[15] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_A on instance registers[15] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:19:9:19:18:@W:CG781:@XP_MSG">register_file.v(19)</a><!@TM:1693225538> | Input OEN_B on instance registers[15] is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:29:8:29:9:@W:CG133:@XP_MSG">register_file.v(29)</a><!@TM:1693225538> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on register_file .......
Finished optimization stage 1 on register_file (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
Running optimization stage 2 on register_file .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:5:13:5:19:@N:CL159:@XP_MSG">register_file.v(5)</a><!@TM:1693225538> | Input ADDR_B is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Duncan\git\ForthCPU\register_file.v:6:7:6:15:@N:CL159:@XP_MSG">register_file.v(6)</a><!@TM:1693225538> | Input UP_DOWNN is unused.
Finished optimization stage 2 on register_file (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
Running optimization stage 2 on register .......
Finished optimization stage 2 on register (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 28 13:25:38 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @</a>

@N: : <!@TM:1693225538> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 28 13:25:38 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv:@XP_FILE">ForthCPU_impl1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 28 13:25:38 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1693225537>

@A: : <!@TM:1693225538> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synlog\ForthCPU_impl1_multi_srs_gen.srr:@XP_FILE">ForthCPU_impl1_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1693225537>

@A: : <!@TM:1693225538> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport5_head></a>Linked File:  <a href="C:\Users\Duncan\git\ForthCPU\impl1\synlog\ForthCPU_impl1_premap.srr:@XP_FILE">ForthCPU_impl1_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1693225537>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1693225537>
# Mon Aug 28 13:25:38 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1693225539> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1693225539> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1693225539> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\register.v:27:0:27:6:@W:BN132:@XP_MSG">register.v(27)</a><!@TM:1693225539> | Removing sequential instance registers[7].DOUT[15:0] because it is equivalent to instance registers[3].DOUT[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\register.v:27:0:27:6:@W:BN132:@XP_MSG">register.v(27)</a><!@TM:1693225539> | Removing sequential instance registers[15].DOUT[15:0] because it is equivalent to instance registers[11].DOUT[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\duncan\git\forthcpu\register.v:27:0:27:6:@W:BN132:@XP_MSG">register.v(27)</a><!@TM:1693225539> | Removing sequential instance registers[3].DOUT[15:0] because it is equivalent to instance registers[11].DOUT[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@A:<a href="@A:BN321:@XP_HELP">BN321</a> : <!@TM:1693225539> | Found multiple drivers on net DOUT0 (in view: work.register_file(verilog)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND. 
<a name=error9></a><font color=red>@E: : <!@TM:1693225539> | Net DOUT0 (in view: work.register_file(verilog)) has conflicting drivers, the connections are</font> 
Connection 1: Direction is (Output ) pin:Q[0] inst:registers\[12\].DOUT[15:0] of PrimLib.sdffr(prim)
Connection 2: Direction is (Output ) pin:Q[0] inst:registers\[11\].DOUT[15:0] of PrimLib.sdffr(prim)
Connection 3: Direction is (Output ) pin:Q[0] inst:registers\[8\].DOUT[15:0] of PrimLib.sdffr(prim)
Connection 4: Direction is (Output ) pin:Q[0] inst:registers\[4\].DOUT[15:0] of PrimLib.sdffr(prim)
Connection 5: Direction is (Output ) pin:Q[0] inst:registers\[0\].DOUT[15:0] of PrimLib.sdffr(prim)
<a name=error10></a><font color=red>@E:<a href="@E:BN314:@XP_HELP">BN314</a> : <a href="c:\users\duncan\git\forthcpu\register_file.v:1:7:1:20:@E:BN314:@XP_MSG">register_file.v(1)</a><!@TM:1693225539> | Net DOUT0 (in view: work.register_file(verilog)) has multiple drivers </font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Aug 28 13:25:39 2023

###########################################################]

</pre></samp></body></html>
