var group___d_m_c___structures =
[
    [ "DMC_TimingConfig_T", "d4/df7/struct_d_m_c___timing_config___t.html", [
      [ "latencyCAS", "d4/df7/struct_d_m_c___timing_config___t.html#afa75e39df522b785bec11d0d59ed632a", null ],
      [ "tARP", "d4/df7/struct_d_m_c___timing_config___t.html#ad56a44baa101e07c3c9e4bb7b6806354", null ],
      [ "tCMD", "d4/df7/struct_d_m_c___timing_config___t.html#a945d9ea75e01714b0ff9e4dc8f84cdd8", null ],
      [ "tRAS", "d4/df7/struct_d_m_c___timing_config___t.html#afa352e5120f8e94f49457f707045337e", null ],
      [ "tRCD", "d4/df7/struct_d_m_c___timing_config___t.html#abda29dd2d4a3ec81883c13e3b3384d25", null ],
      [ "tRFP", "d4/df7/struct_d_m_c___timing_config___t.html#a305d459551023bc3a23998e82d25536e", null ],
      [ "tRP", "d4/df7/struct_d_m_c___timing_config___t.html#aff9037e085c986f8143c7c0944eeff36", null ],
      [ "tWR", "d4/df7/struct_d_m_c___timing_config___t.html#aecbb31e3fe43b57c04c33df1740434f9", null ],
      [ "tXSR", "d4/df7/struct_d_m_c___timing_config___t.html#a4dd252890ee2a62b12fc26bb5e989c38", null ]
    ] ],
    [ "DMC_Config_T", "d3/d67/struct_d_m_c___config___t.html", [
      [ "bankWidth", "d3/d67/struct_d_m_c___config___t.html#a4a192e9d08a797edca0b8e88a71ab6dd", null ],
      [ "clkPhase", "d3/d67/struct_d_m_c___config___t.html#a7256f735a4cecbea8e7d9070eba83402", null ],
      [ "colWidth", "d3/d67/struct_d_m_c___config___t.html#ace2b015656cff0c23aaa6947f36f1c61", null ],
      [ "memorySize", "d3/d67/struct_d_m_c___config___t.html#a8245c78b104fd9a2a4763f90a827d06d", null ],
      [ "rowWidth", "d3/d67/struct_d_m_c___config___t.html#a10be8532500096c6621543d25919ab27", null ],
      [ "timing", "d3/d67/struct_d_m_c___config___t.html#a3c52d9d8e909b4ae5ee2d87309d496d1", null ]
    ] ]
];