<!DOCTYPE HTML>
<!-- Website Template by freewebsitetemplates.com -->
<html>
<head>
	<meta charset="UTF-8">
	<title>研究貢獻 - NCU-EE E-Ray Lab</title>
	<link rel="stylesheet" href="css/style.css" type="text/css">
  
</head>
<body>
	<div id="header">
	<!--<div id style="background-color: #0A4195;"> -->
	<div class='language'>中文 / <a class='language'href='en_research.html'>English</a></div>	
		<a href="Lab.html" class="logo"><img src="nculogo-new-2.png" alt=""></a>
		<ul>
			<li>
				<a href="Lab.html">首頁</a>
			</li>
			<li>
				<a href="about.html">簡介</a>
			</li>
			<li>
				<a href="member.html">研究群</a>
			</li>
			<li>
				<a href="direction.html">研究方向</a>
			</li>			
			<li  class="selected">
				<a href="research.html">研究貢獻</a>
			</li>
			<li>
				<a href="access.html">位置</a>
			</li>
			<li>
				<a href="active.html">活動</a>
			</li>
		</ul>
	</div>
	<div id="body">
	<ul>
	  <li>
	    <div class="contenttitle">發表論文</div>
		<div id ="member">
            <ul>
                <p class="title">    &nbsp&nbsp&nbsp&nbsp&nbspDSML&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp發表論文一覽</p>
		<li><a href="https://link.springer.com/chapter/10.1007/978-3-030-37500-3_5">[1]　Principles and Applications of Ig-RTN in Nano-scaled MOSFET</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9419727">[2]　A FORMing-Free HfO2-/HfON-Based Resistive-Gate Metal–Oxide–Semiconductor Field-Effect-Transistor (RG-MOSFET) Nonvolatile Memory With 3-Bit-Per-Cell Storage Capability</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8418834">[4]　An Experimental Approach to Characterizing the Channel Local Temperature Induced by Self-Heating Effect in FinFET</a></li>
                <li><a href="https://ieeexplore.ieee.org/abstract/document/8089812">[5]　A 14-nm FinFET Logic CMOS Process Compatible RRAM Flash With Excellent Immunity to Sneak Path</a></li>
		<li><a href="https://aip.scitation.org/doi/abs/10.1063/1.4952987?journalCode=jap">[6]　A theoretical and experimental evaluation of surface roughness variation in trigate metal oxide semiconductor field effect transistors</a></li>
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4938142">[7]　The understanding on the evolution of stress-induced gate leakage in high-k dielectric metal-oxide-field-effect transistor by random-telegraph-noise measurement</a></li>
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4879244">[8]　The understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metal-oxide-semiconductor field-effect transistors</a></li>    
		<li><a href="https://aip.scitation.org/doi/10.1063/1.4768687">[9]　The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6289339">[10]　Suppressing Device Variability by Cryogenic Implant for 28-nm Low-Power SoC Applications</a></li>    
		<li><a href="https://aip.scitation.org/doi/10.1063/1.3340926">[11]　The proximity of the strain induced effect to improve the electron mobility in a silicon-carbon source-drain structure of n-channel metal-oxide-semiconductor field-effect transistors</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9371898?denied=">[12]　A Novel Complementary Architecture of One-time- programmable Memory and Its Applications as Physical Unclonable Function (PUF) and One-time Password</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9371993">[13]　Novel Concept of Hardware Security in Using Gate- switching FinFET Nonvolatile Memory to Implement True-Random-Number Generator</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/8993514">[14]　High-Density Multiple Bits-per-Cell 1T4R RRAM Array with Gradual SET/RESET and its Effectiveness for Deep Learning</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8993496">[15]　Novel Concept of the Transistor Variation Directed Toward the Circuit Implementation of Physical Unclonable Function (PUF) and True-random-number Generator (TRNG)</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8776488">[16]　A Novel Architecture to Build Ideal-linearity Neuromorphic Synapses on a Pure Logic FinFET Platform Featuring 2.5ns PGM-time and 1012 Endurance</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8778094">[17]　The Demonstration of Gate Dielectric-fuse 4kb OTP Memory Feasible for Embedded Applications in High-k Metal-gate CMOS Generations and Beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8776515">[18]　Embedded PUF on 14nm HKMG FinFET Platform: A Novel 2-bit-per-cell OTP-based Memory Feasible for IoT Security Solution in 5G Era</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/8510706">[19]　An Energy Efficient FinFET-based Field Programmable Synapse Array (FPSA) Feasible for One-shot Learning on EDGE AI</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7998204">[20]　First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7573435">[21]　A new variation plot to examine the interfacial-dipole induced work-function variation in advanced high-k metal-gate CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/7409619">[22]　The demonstration of low-cost and logic process fully-compatible OTP memory on advanced HKMG CMOS with a newly found dielectric fuse breakdown</a></li>
		<li><a href="https://ieeexplore.ieee.org/document/7047036">[23]　A circuit level variability prediction of basic logic gates in advanced trigate CMOS technology</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6894389">[24]　The experimental demonstration of the BTI-induced breakdown path in 28nm high-k metal gate technology CMOS devices</a></li> 
		<li><a href="https://ieeexplore.ieee.org/document/6724729">[25]　Gate current variation: A new theory and practice on investigating the off-state leakage of trigate MOSFETs and the power dissipation of SRAM</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6479072">[26]　The understanding of multi-level RTN in trigate MOSFETs through the 2D profiling of traps and its impact on SRAM performance: A new failure mechanism found</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/6242525">[27]　The understanding of the trap induced variation in bulk tri-gate devices by a novel random trap profiling (RTP) technique</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5984702">[28]　A novel and direct experimental observation of the discrete dopant effect in ultra-scaled CMOS devices</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5424223">[29]　A new and simple experimental approach to characterizing the carrier transport and reliability of strained CMOS devices in the quasi-ballistic regime</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5200671?denied=">[30]　Design of high-performance and highly reliable nMOSFETs with embedded Si:C S/D extension stressor(Si:C S/D-E)</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/5200632">[31]　A new observation of strain-induced slow traps in advanced CMOS technology with process-induced strain using random telegraph noise measurement</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9440097">[32]　FinFET Plus: A Scalable FinFET Architecture with 3D Air-Gap and Air-Spacer Toward the 3nm Generation and Beyond</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9405179">[33]　A Reliable Triple-Level Operation of Resistive-Gate Flash Featuring Forming-Free and High Immunity to Sneak Path</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9203664">[34]　Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance</a></li>    
		<li><a href="https://ieeexplore.ieee.org/abstract/document/9131669">[35]　A Self-align Gate-last Resistive Gate Switching FinFET Nonvolatile Memory Feasible for Embedded Applications</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
		<li><a href="https://ieeexplore.ieee.org/document/9336666">[3]　Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array</a></li>    
</body>
</html>
