$date
	Mon Mar 14 21:20:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module u0 $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var reg 4 $ Q [3:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
0"
bx !
$end
#10
b0 !
b0 %
b0 $
1"
#20
0"
#30
1#
1"
#40
0"
#50
b1 $
1"
#60
0"
#70
b1 !
b1 %
b10 $
1"
#80
0"
#90
b11 !
b11 %
b11 $
1"
#100
0"
#110
b10 !
b10 %
b100 $
1"
#120
0"
#130
b110 !
b110 %
b101 $
1"
#140
0"
#150
b111 !
b111 %
b110 $
1"
#160
0"
#170
b101 !
b101 %
b111 $
1"
#180
0"
#190
b100 !
b100 %
b1000 $
1"
#200
0"
#210
b1100 !
b1100 %
b1001 $
1"
#220
0"
#230
b1101 !
b1101 %
b1010 $
1"
#240
0"
#250
b1111 !
b1111 %
b1011 $
1"
#260
0"
#270
b1110 !
b1110 %
b1100 $
1"
#280
0"
#290
b1010 !
b1010 %
b1101 $
1"
#300
0"
#310
b1011 !
b1011 %
b1110 $
1"
#320
0"
#330
b1001 !
b1001 %
b1111 $
1"
#340
0"
#350
b1000 !
b1000 %
b0 $
1"
#360
0"
#370
b0 !
b0 %
b1 $
1"
#380
0"
#390
b1 !
b1 %
b10 $
1"
#400
0"
#410
b11 !
b11 %
b11 $
1"
